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A b s t r a c t
This work examines the suitability of both ultrathin Silicon Oxynitride (SiON) and 
Hafnium Silicate (HfSiON) layers to be used as high-permittivity gate dielectrics to 
serve as a replacement to silicon dioxide (Si0 2 ) in future Metal-Oxide-Semiconductor 
(MOS) technologies. The reason Si0 2  needs to be replaced is the extremely high 
levels of leakage current displayed in ultrathin layers required for sub-90nm CMOS. 
The main part o f the thesis consists o f an electrical characterisation section, where the 
layers are evaluated in terms of their electrical reliability when fabricated into MOS 
devices, so as to determine their maximum operating voltage and performance during 
expected device lifetime. Techniques used include constant voltage stress, constant 
current stress, ramped voltage stress, charge pumping to determine interface state 
densities and stress induced leakage current measurements. Conventional methods of 
determining reliability are also evaluated. Results show that these methods cannot be 
blindly applied in ultrathin regime, and that finding an alternative dielectric material 
is a major challenge.
The second part o f the thesis consists o f a chemical characterisation section, where 
blanket layers of the materials are examined using a range o f surface analysis 
techniques. X-ray photoelectron spectroscopy (XPS), synchrotron based 
photoemission and secondary ion mass spectroscopy (SIMS) are used to determine 
the chemical composition and chemical depth profile information of the layers and to 
probe the electronic structure o f the valence bands and allow the valence band offsets 
to be determined.
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C h a p t e r  1 :  I n t r o d u c t i o n
It is a well-known fact that the digital revolution o f the last 40 years has been 
based on the development o f increasingly faster and smaller microprocessors, 
memory units and other microelectronic devices that make data transfer faster. It 
is also common knowledge that these advanced devices have been made possible 
due to intensive research into the fundamental building block o f these devices, 
namely the Metal Oxide Semiconductor Field Effect Transistor (MOSFET). The 
advancement o f MOSFET technology has steadily followed Moore’s Law 1 (as 
shown in figure 1.1) for over 30 years, and the number o f transistors per 
microprocessor has now exceeded 1 0 8.
1970 1975 1980 1985 1990 1995 2000 2005
Year of Introduction
Figure 1.1 The number of MOS transistors on Intel processor versus year of introduction. 
Moore’s Law states that the number should double every 18-24 months. Data from INTEL.
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1.1 T h e  M O S  T r a n s is t o r
In the microprocessor, the MOSFET essentially works as a switch for controlling 
digital logic, allowing Boolean calculations. The MOSFET is fabricated as 
shown in figure 1 . 2  by implanting a p-type (or n-type) silicon substrate with n- 
type (p-type) wells which act as source and drain. A layer o f insulating material 
is used to cover the channel between the source and the drain. This insulator 
allows a conductive channel to be formed at the substrate-insulator interface 
when a sufficient gate bias is applied, thereby enabling conduction from source 
to drain.
DrainSource
Figure 1.2 Schematic cross section of an n-MOSFET.
The gate voltage controls the switching action by controlling the carrier density 
in the channel. Above the ‘threshold voltage’, current flows and the switch is on, 
below this voltage almost zero current flows and the switch is off. A drain 
current-gate voltage (IdVg) curve for such a device is shown in figure 1.3, where 
a fixed voltage o f 0.05 V is applied to the drain and the gate voltage is increased.
2
G ate Voltage (V)
F ig u r e  1 .3  S a m p le  I jV g  c u rv e  fo r  a M O S F E T
The threshold behaviour can be clearly seen above a gate voltage of 0.5V. 
Another plot commonly used to analyse a MOSFET is shown in figure 1.4. The 
plot shows the drain current (Id) versus the drain voltage (V g) characteristics for a 
range o f gate voltages and illustrates the how the I-V curve for the channel is 
modified by the changing gate voltage.
Drain  voltage (V )
Figure 1.4 Sample IdVd curves for a MOSFET, showing the effect o f increasing gate voltage.
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The gate dielectric plays a critical role in MOSFET technology. From the 
beginning o f integrated circuit fabrication from silicon, the material used as the 
gate dielectric has been SiC>2. It is the native oxide o f Si and has excellent 
material properties including large bandgap (~8 .8 eV), high resistivity 
(>1012 Q.m), and it forms a high quality interface with the Si substrate with very 
low interface state densities (< 5 x l0 l0cm'2)2. All of these properties make it the 
ideal choice as dielectric layer, and indeed it is because o f these properties that 
the Si/Si0 2  system has been so successful in comparison to other possible 
semiconductor candidates, such as germanium.
Over the years, S i0 2 has continued to be the dielectric of choice during 
aggressive scaling that has led to a reduction in channel length (the distance from 
source to drain in the silicon substrate) from 6 (j,m for the 8080 Processor in 1974 
to 0.18|un for the Pentium 4 in 2000. Already channel lengths as low as 65nm 
are being currently tested for integration into microprocessors3. One of the 
problems associated with this approach is that we cannot assume that device 
properties will be maintained for as long as the down-scaling continues. Over the 
years, scaling laws have often appeared to be a limiting factor. Decreasing all 
device dimensions increases current density and power loss, but a reduction in 
supply voltage to counteract this limits the speed, so there are many trade offs to 
be considered.
As dimensions are further reduced, a problem with the S i0 2 layer becomes 
evident. Electrons can tunnel quantum mechanically through barrier layers, 
which have a thickness in the nanometer range. The tunnel current is 
exponentially dependent on oxide thickness and in ultra-thin layers it can result 
in the degradation of the insulating properties of the dielectric, within the 
expected lifetime, which can lead to device failure. The tunnel current vs. oxide 
thickness p lot4 in figure 1.5 illustrates the extraordinary current densities present 
in ultrathin layers. The horizontal lines, indicating the maximum allowable 
leakage currents for portable and desktop applications, show that an alternative 
dielectric with lower leakage current is required below 1 .2 nm thickness.
1.2 S c a l in g  L im i t s  a n d  th e  E n d  o f  S iC >2
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Indeed below 1.2nm the idea o f a layer o f S i0 2 begins to lose meaning as a large 
fraction o f the layer is made o f the structural transition region from Si to S i0 2 
leaving perhaps 2-3 monolayers o f ‘bulk’ S i02. At these ultrathin dimensions, 
thickness uniformity also becomes an issue due to the fact that a non-uniform 
layer leads to conduction hot-spots5.
The basic necessity for an alternative material is that it can give the same 
capacitance as an ultrathin layer o f S i0 2, but can be fabricated thicker to stem the 
leakage current problem. The basic equation dictating the capacitance o f a 
dielectric layer is given by:
-  Eq. 1.1
a
where ^(sometimes denoted by ‘k’) is the relative permittivity o f the material,
£0is the permittivity o f free space, A is the area of the layer, and d is the
thickness. It is clear that using a material with a higher relative permittivity 
(dielectric constant) than S i0 2 (k=3.82) would allow the thickness o f the layer to 
be increased while maintaining the same capacitance. This increase in thickness
5
has the effect o f reducing the leakage current due to a reduction in the quantum 
mechanical tunneling current.
The addition o f nitrogen to SiC>2 to make a SiOxNy dielectric layer was found to 
increase the dielectric constant slightly6. As the nitrogen concentration is 
increased in the layer, the dielectric constant rises linearly, as seen in figure 1 .6 . 
As well as raising the dielectric constant, SiON gate dielectrics have been shown 
to suppress the migration o f boron from p+ poly-Si gates into the channel, which 
is a problem with SiC>2 that causes threshold voltage shifts 1. The nitrogen 
incorporation also leads to a better quality Si/Si0 2  interface. One reason which 
has been proposed to explain this improvement is that the introduction o f a 
trivalent atom accommodates more flexible local bonding arrangements than is 
possible with the tetravalent silicon and divalent oxygen at the interface. Note 
also from the figure that nitrogen incorporation has the negative effect of 
lowering the barrier height to tunnelling carriers. The obvious question that arises 
from studying figure 1.6 is ‘Why not use pure S13N4 as the dielectric, as you 
could have a layer twice as thick with the same capacitance?’
The reason is that at higher nitrogen concentrations, transconductance (the 
conductivity o f the channel in a transistor) is lowered, the threshold voltage is 
shifted and, at high concentrations near the interface, the device mobility is 
adversely affected 6. While SiOxNy layers are clearly convenient gate dielectrics, 
involving only a modest change in processing steps, it is accepted that their use 
in advanced processors will be limited and that a move completely away from 
silicon oxide based dielectrics will eventually be needed as aggressive 
dimensional scaling continues.
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1.3 C h a r g e  t r a n s p o r t  m e c h a n is m s  in  g a te  d ie le c t r ic s
When a ramp voltage is applied across an oxide, it becomes clear that the oxide 
is not a perfect insulator, as a current is detected. Figure 1.7 below shows the I-V 
characteristics for 3 different oxides prepared under different conditions, with a 
thickness o f ~1.5nm. The sudden increase in current at a voltage o f about 3.5V 
results from a breakdown of the insulating properties of the layers. From the 
point where this breakdown occurs we can then calculate the breakdown field 
(E=V/tox) to be 2 .33xl0 9 V/m.
G ate V oltage (A)
F ig u re  1 .7  T u n n e l c u rre n t in  1p m  x  l^im  c a p a c ito r  w ith  a c t iv e  a rea  e n c o m p a s s in g  s o u r c e  a n d  
d rain , n +  p o ly - s i  g a te  a n d  a c t iv e  a re a , p -ty p e  su b strate . T h ic k n e s s e s  q u o te d  are  o p t ic a lly
m e a su re d .
The predominant conduction process in dielectric layers o f this thickness is 
quantum mechanical electron tunnelling through the oxide9. During I-V 
measurements on thin oxides where the gate voltage is lower than 3.7V, the 
electrons no longer travel through a triangular energy barrier into the oxide 
conduction band as happens for thicker oxides. The electrons tunnel directly 
from anode to cathode into the conduction band o f the substrate. This process is
8
shown in figure 1.8. The easiest way to differentiate between the two is that 
direct tunnelling shows no temperature dependence, as the same barrier is 
encountered by tunnelling carriers independent o f thermal energy, whereas with 
FN tunnelling the barrier becomes smaller as thermal energy is increased. The 
two processes are described by different equations, but the important factor is 
that the tunnel current is exponentially dependent on oxide thickness. In thicker 
oxides, Fowler-Nordheim10 tunnelling dominates, where the electrons travel 
through the SiC>2 conduction band into that o f the silicon substrate.
( a ) (b)
Figure 1.8 Tunnelling mechanisms though S i02. ‘CB’ represents the start o f the
silicon conduction band
Fowler-Nordheim Tunnelling is described by the equation13:
J FN= A E l  eXP
B
Eq 1.2
where A = -------   and B = - ('2m- ) O fi3/2.
16 n 2m n 3 qh
q is the electron charge, is the barrier height, and m is the effective electron 
mass .
Direct tunnelling is more difficult to describe and involves using the WKB 
approximation. One model describes the current as12:
9
J nr -  ABexp
(Eq 1.3)
where A = K°y^ and B = '2 7 r h T 2 > V0X is the oxide voltage, and Tox is
°* J
the oxide thickness. Clearly direct tunnelling is a lot more difficult to describe 
mathematically. Tunnel current mechanisms are discussed in more detail in 
Chapter 3.
1.4  The Si/insulator Interface
where a layer o f amorphous SiC>2 begins. This however is only an ideal case, and 
in Si/SiOi systems is not possible. Termination is never perfect due to bond 
orientation and strain between the two layers as shown in Figure 1.9. Hydrogen 
is used to passivate dangling Si bonds at the interface as the uppermost layer of 
Si cannot be co-ordinated to four oxygen atoms as required for stoichiometric 
S i0 2n. Imperfections at the Si/SiOi surface can also degrade the quality o f the
The ideal device will have a periodic ciystal o f Si terminated at the interface
interface.
10
Figure 1.9 Schematic diagram of the Si/Si02 interface showing the transition from amorphous 
S i02 to crystalline Si. This transition cannot be made without introducing structural 
imperfections. Yellow-silicon, Red-oxygen
A  m ore realistic descrip tion o f  the interface is crysta lline  Si m erging into some 
interfacial oxide SiO x w here x is less than  2 and  then  into bu lk  Si0 2 - The 
resu lting  interface trapped  charge (from  m id-bandgap interface states) 
contributes to  th resho ld  voltage shifts and accelerates oxide breakdow n, and can
• 19
also degrade transconductance (and thus channel m obility ) due to  scattering . As 
m entioned  earlier, as the gate dielectric is scaled dow n tow ard  lnm , the interface 
becom es a  m ore significant fraction  o f  the to ta l layer, and the understanding o f  
in terface properties becom es all the m ore critical. These interfacial problem s 
becom e m ore pronounced  as SiC>2 is replaced by n ew  m aterials, w hich m ay 
behave quite d ifferently  on  a Si substrate.
1.5 Summary and Outline
It is clear that dielectric scaling poses a sign ificant problem  for the 
sem iconductor industry. C hapter 2 outlines the techn iques used  for the study o f  
the  chem ical com position  o f  b lanket dielectric  layers, including X -ray 
Photoelectron Spectroscopy (X PS), synchrotron rad iation  based photoem ission 
studies, and Secondary Ion  M ass Spectroscopy (SIM S). XPS provides 
inform ation on the chem ical com position w hile  the synchrotron based
11
photoem ission studies probe the electronic structure o f  the valence bands and 
a llow  the valence band offsets to be determ ined. SIM S provides som e useful 
depth  profile inform ation. This w ork  in  C hapters 3,4, and  5 focuses on tim e 
dependent dielectric breakdow n (TD D B ), and  the  external param eters that 
influence reliability  estim ates based on TD D B m easurem ents. C hapter 3 outlines 
the techniques used to  characterise devices, how  reliab ility  estim ates are arrived 
at, the causes o f  breakdow n and the effect o f  ox ide breakdow n on a  device. 
C hapter 4 deals w ith  w ork carried out on u ltra-th in  S iO N  dielectric layers for use 
in  the 65nm  process node, their reliability , the tem pera tu re  dependence o f  tim e- 
to-breakdow n, the progressive nature o f  the b reakdow n and  the effects o f  oxide 
degradation  on  M O SFE T  param eters and the im plications for a  real circuit. 
C hapter 5 deals w ith  a  sim ilar procedure fo r H fS iO N  layers, and outlines the 
d ifferences in  characterisation  m ethods and reliab ility  be tw een  the tw o m aterials. 
The final part o f  the thesis (C hapter 6 ) deals w ith  the chem ical characterisation 
o f  blanket layers o f  the SiO N  and H fSiO N  dielectrics. T hese layers are the sam e 
th ickness as those used  in  the device structures. C hap ter 7 then  concludes the 
w ork, sum m arising the findings from  the e lectrical and  chem ical characterisation 
o f  the dielectric layers, and includes a b rie f  d iscussion  on  the options available 
fo r CM O S dielectric layers fo r future generations.
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C h a p t e r  2 :  C h e m i c a l  C h a r a c t e r i s a t i o n  
T e c h n i q u e s  f o r  D i e l e c t r i c  L a y e r  A n a l y s i s
2.1 Introduction
It is the electrical characteristics o f  a  device that are the ultim ate factor in 
evaluating the effectiveness o f  a particu lar dielectric layer. H ow ever, the 
chem ical com position, elem ental dep th  profile, and interface quality o f  the layer 
im pact on the electrical properties tha t it exhibits. A ccordingly, chem ical 
characterisation  techniques are used  to ob tain  inform ation about the valence and 
conduction band offsets, w hich  have a direct influence on the electrical 
characteristics o f  the structures.
The SiC^/Si interface has been studied thoroughly  in  the past 30 years, and is 
relatively  w ell understood. H ow ever, as technology has evolved and the 
requirem ent for a new  dielectric m aterial has becom e evident, m any new  m aterial 
system s are being studied. The incorporation  o f  nitrogen into the SiCh, w hich 
raises the d ielectric constant slightly  w as undertaken  and, m ore recently , the use 
o f  m etal oxides such as HÎ O2 and T i0 2 w hich  have significantly  higher dielectric 
constants is being actively investigated. M ore com plex system s have also come 
to be studied, like gate stacks w ith  tw o or three interfaces w ith in  the layered 
structu re1.
This chapter outlines the techniques use to characterise both SiON and H fSiO N  
blanket dielectric layers deposited  on silicon  substrates. The SiON layers were 
grow n in the sam e process as the device w afers that are electrically characterised 
in C hapter 4 o f  th is thesis, and therefore  directly  represent the sam e oxide layers. 
This allow s for the possib ility  o f  attribu ting  particular electrical characteristics to 
d ifferent processing  conditions. The hafn ium  silicate blanket layers were grow n 
for test purposes and w ere no t in tegrated  into device structures. N evertheless, 
som e interesting chem ical analysis can be carried  out by com paring results from  
different processing  conditions.
4
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T echniques used fo r the chem ical analysis w ere X -ray  photoelectron  
spectroscopy (X PS) (and  angle reso lved  X PS), Soft X PS using a  synchro tron  
rad iation  source, X -ray  absorp tion  spectroscopy (X A S) and  Secondary Ion M ass 
Spectroscopy (SIM S). The underly ing p rincip les and strengths o f  each technique 
are  briefly  ou tlined  in  th is chapter.
2.2 X-ray Photoelectron Spectroscopy
2.2.1 Photoem ission
The basic photoem ission  process is show n in figure 2 .12. W hen light o f  suitable 
photon energy is incident on a solid, electrons in the m aterial can absorb  the 
photons as described  by the photoelectric effect. In this w ork, the x-ray photon 
source w as a conventional M g K a  line producing 1253.6eV photons. Because o f  
the energy o f  the incident photon, the electrons that have binding energy less 
than !250eV  can be excited  from below  the Fermi level to above the vacuum  
level o f  the  so lid3.
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Figure 2.1 The basic photoemission process, showing how the resultant kinetic energy o f the 
photoelectron is deduced.
The kinetic energy o f  such  an  e lectron  is described in  equation  1.
E K m = h y ~ E B - 0  Eq. 2.1
T hat is, the k inetic  energy  (E|<) o f  an  em itted electron  is dependent on  the 
incident pho ton  energy  (hv), the  b inding energy o f  the electron in  the parent 
a tom  (E b)  and the w ork  function  (<|>) o f  the solid. B ecause the  b inding energy o f  
each  core level e lectron  is characteristic  o f  the atom  from  w hich  it cam e, analysis 
o f  the range o f  k inetic  energ ies o f  the em itted electrons allow s elem ental
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analysis. V alence band states can also be probed. They are how ever broader and 
m ore com plicated as valence band electrons are involved in  bonding w ith other 
atom s. A  typical survey X PS spectrum  o f  an ultrath in  H fS iO N  layer is show n in 
figure 2 .2 .
Kinetic Energy (eV)
Figure 2.2 A typical wide scan for a HfSiON sample showing peaks associated with all of the 
expected elements.
The peaks associated  w ith  elem ents silicon, hafnium , oxygen, nitrogen, and 
carbon (w hich  contam inates the sam ple surface) can be identified, as can the 
valence band levels a t h igher kinetic energy. The entire spectrum  sits on a  
background o f  secondary  electrons, w hich have been  scattered during the 
photoem ission  process.
This w ide energy scan  is p rim arily  used to determ ine the individual elem ents 
p resen t in  the sam ple. F u rther h igher-resolution scans are carried out in  the 
reg ion  o f  each elem ental peak. In  th is case, Si2p, H f4d, C ls , N ls ,  and O ls  w ould 
be investigated. Show n in figure 2.3 is a Si2p spectrum  from  this H fSiO N  
sam ple. There are 2 peaks, one at 1150.25eV and one at 1146.6eV. These kinetic 
energies can be converted  to  binding energies o f  102.75eV and 106.4eV
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respectively . The low er b inding  energy peak  is attribu ted  to  silicon  atom s in the 
underly ing  substrate, w hile the h igher b inding peak is re la ted  to silicon atom s in 
an  S i0 2 environm ent in the d ielectric  overlayer. The d ifference in binding energy 
reflec ts the difference in  the chem ical environm ent o f  these  silicon  atom s and is 
conventionally  referred as to the chem ical shift. The fact tha t the silicon substrate 
signal can be observed illustrates that the sam pling dep th  o f  the technique is 
sufficien t to  ‘see’ through to the silicon  substrate. The sam pling  depth is lim ited 
by the m ean free path o f  an  e lectron  in  the m aterial in  question. That is, the 
average distance an  electron w ill travel in the m aterial w ithout undergoing a 
collision. O bviously, electrons w ill be detected from  deeper dow n in a m aterial 
w ith  a h igh  m ean free path.
T he dependence o f  electron  m ean  free path on e lec tron  kinetic energy is 
illustrated  in  Figure 2.44
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Figure 2.3 A typical Si2p spectrum. The signal from the bulk is larger than the oxide signal, 
indicating that the sampling depth is much greater than the oxide thickness
T he photoelectrons detected in  ou r experim ents, w here m easu red  Ek <  lOOOeV, 
w ill thus originate from  less than  lOnm  into the surface, due to  exponential drop­
o f f  in  signal w ith depth. B ecause the dielectric layers under consideration are no
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m ore than  ~5nm  physical th ickness, both  the overlayer and the substrate can be 
sim ultaneously  probed.
B ecause the sam ples under consideration  are insulators, they are slow  to replace 
electrons that leave during the photoem ission  process, leaving the layer 
positively  charged. This charging causes the spectrum  to m ove to h igher binding 
energy. B ecause o f  th is effect, all spectral peaks are referenced  to the know n 
b inding  energy o f  the surface C ls  peak  (285eV ).
200 —t---------n —q --------r r —j T-rr”| \--- 1—f T
1 0 0 ~  '
\
so - ■*
1 r
■ A) -i- Hg
o  Ag A Mo
*  Au 0 N i
Be '.'J P
▼ C o  S e
«■ F e ♦  Si
[> G a V  Wf  £  V5  \THeonr\
SI i 
£  30 c' \ \S  •  T
ifi Si  I0 r  O
V  „ °  k  -j
5 I o  . o
3  i—  I- u.i J L_ l_ l I Li I 1___1_I_I I 1 I 11
5 1 0  2 0  SC 1 0 0  2 0 0  SCO 1 0 0 0  2 0 0 0
E L E C T R O N  EM ERGY (eV)
Figure 2.4 The universal electron mean free path curve.
2.2.2 Experim ental Setup
X PS is perform ed under vacuum , so as photoelectrons can en ter the electron 
analyser w ithout being scattered and  the sam ple surface rem ains o f  constant 
chem ical com position for the duration  o f  the experim ent. The vacuum  system  
used  consists o f  tw o rotary backed  oil d iffusion pum ps. The system  is show n in 
figure 2.5a. Sam ples are transferred  from  air through the fast entry lock on the 
righ t th rough  a gate valve into an  u ltrah igh  vacuum  (UHV ) preparation  chamber. 
T he sam ple is then transferred  th rough  another gate valve into the analysis 
cham ber contain ing the x-ray source and the analyser. The hem ispherical 
electron  energy analyser is schem atically  shown in figure 2.5b. The excited 
electrons are focused through  an  electrostatic  lens, and then  pass through the
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hem ispherical analyser. Only electrons o f  energy  E0 will pass th rough  the 
hem ispheres undeflected . Eo is sw ept th rough  the entire energy range under 
consideration  to  acquire a  spectrum .
Figure 2.5a XPS system. Samples are inserted through the fast entry lock on the right, through the 
preparation, and into the main analysis chamber where measurements are performed under 
ultrahigh vacuum
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Interaction r e gion
Figure 2.5b. A hemi-spherical analyser. Electrons o f energy E<E0 and E>E0 are deflected by 
potential applied to the analyser walls.
Lens system
E>Eo
The photoelectron  curren t is am plified  by  an  electron m ultiplier know  as a 
channeltron. The m ultip lier am plifies the signal by accelerating the electrons 
through a potential difference o f  3 .5K eV , causing the electrons to collide w ith 
the m ultip lier surface, releasing  m any m ore electrons in an electron cascade. The 
signal is th en  fed  to a  com puter, w h ich  displays the num ber o f  counts as a 
function o f  e lectron  k inetic  energy.
2.2.3 Experim ental D ata Analysis
B efore m aking  quantitative com parisons o f  elem ental com position, the ‘photo­
ionisation cross-section5 for the elem ents in  question  m ust be taken  into account. 
This is basically  a  m easure o f  the p robab ility  o f  a particular atom ic level being 
photo-ionised  by an incident photon. E ach  photoem ission peak is scaled to 
account fo r th is before quantitative analysis can be carried out. The scaling 
factors are know n as R elative Sensitiv ity  Factors (RSF) and are used to 
norm alise the peak  heights in  order to  ex tract elem ental concentrations from  the 
spectra.
For the purpose o f  our study, each  peak  w as divided by the appropriate elem ental 
R SF, and the norm alised  peak  heights w ere determ ined. The background was
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rem oved by sim ple linear subtraction. The peak  heights for each  elem ent could 
then  be com pared in o rder to determ ine elem ental concentrations. A n exam ple is 
show n below  in tab le  2 .1
E lem ent Counts R SF N orm alised 
N um ber o f  Counts
Silicon 3000 .25 1 2 0 0 0
O xygen 26400 .6 6 40000
N itrogen 1680 .42 4000
Total 31080 56000
Table 2.1: Sam ple elem ental peak  heigh ts and norm alisation in  XPS
In this sim plistic case, the  silicon concen tration  w ould  be 12000/56000= 21.5% , 
71.4%  for oxygen, and 8.1%  for nitrogen.
The w ide energy scan  in  figure 2.2 show s a  carbon  Is  peak  at ju s t above 950eV  
kinetic energy. This peak  is attributed to  hydrocarbon contam ination on the 
surface o f  the sam ple6, w hich form s w hen the  sam ple is exposed to air. G enerally 
this surface layer is only a couple o f  m onolayers deep and represents < 1 0 %  o f  
the total signal. H ow ever care m ust be taken, as carbon can continue to  adsorb to  
the surface w hen  in  the analysis cham ber. T he additional carbon com es from  the 
oil d iffusion pum ps, w h ich  help  m ain tain  the vacuum 7. The effect o f  the carbon 
on m easurem ents can be better understood  by using angle resolved XPS.
2.3 Angle resolved XPS (ARXPS)
A ngle reso lved  X PS w as used in an attem pt to  study the depth profile o f  the 
layers. A  m ore com m only  used  m ethod to  determ ine depth profile inform ation is 
to  perform  an  X PS scan  fo llow ed by A r+ bom bardm ent and then another XPS 
scan, in  a  sequential m anner. H ow ever, A r bom bardm ent is found to dam age the 
layer, in troducing sub-oxides to  the top surface o f  the layer8 and contributing to
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interm ixing across the interface. A lso, because the layers under consideration are 
so thin, control o f  the uniform ity  o f  the bom bard ing  process becom es difficult. 
A R X PS involves a m odification  o f  conven tional X PS, w herein the sam ple is 
rotated about i t ’s ow n axis norm al to the x -ray  beam , and XPS spectra are taken 
at a num ber o f  angles w ith  respect to  the  surface norm al. This is show n 
schem atically  in  figure 2.6a. W hen the sam ple is ro ta ted  to an angle 0 w ith  
respect to the detector, the path  length  for an  e lectron to  escape the layer at depth
‘d ’ into the m aterial becom es x = ——— . T his is illustrated  in figure 2.6b.
c o s#
Figure 2.6a Angle Resolved XPS. The sample is rotated about its own axis, 
thus varying the sample depth
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Figure 2.6b Path length difference in ARXPS.
B ecause the X PS signal falls o ff  exponentially  w ith  depth, a scan taken  at an 
angle > 0 ° w ill have a  greater sensitivity to the upper part o f  the layer, and at 
extrem e tingles, v irtua lly  all o f  the signal com es from  the overlayer. A ssum ing a 
sam pling depth  o f  3 .5nm  for exam ple, and an overlayer o f  th ickness 2nm , 55%  
o f  detected  electrons w ill originate from  the overlayer. M oving to an angle o f  30° 
m eans that 6 6 %  o f  detected  electrons com e from  the overlayer and at 60°, the 
num ber rises to  75% . So, in  this m anner a chem ical com positional depth  profile  
o f  the layer can  be determ ined.
If  an elem ent is d istribu ted  uniform ly in  the m aterial, its associated  peak  height 
should  ideally  rem ain  constant w ith angle. H ow ever, surface hydrocarbon 
contam ination  attenuates the signal w ith a  cos 0  dependence and so the signal 
from  a uniform ly d istribu ted  elem ent w ill in  fact have a cos 0  dependence 
because o f  the p resence  o f  this layer. I f  the peak  drops o ff  faster than  this, it is 
likely that the e lem en t is concentrated deeper in  the layer, as the o f f  norm al 
em ission  angle m easurem ent is m ore sensitive to  the surface. I f  the peak  intensity 
drops o ff  slow er than  cos 0, the elem ent is prim arily  located at the surface. In  the 
exam ple show n in figure 2.7, for a SiON sam ple, the oxide silicon signal falls o ff  
slightly  faster than  cos 0 , indicating that it has a  slightly higher concentration  in 
the low er part o f  the layer, w hereas the n itrogen  drops significantly  slow er than 
cos 0 , indicating tha t it is heavily  surface localised.
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Cos 0
Figure 2.7 Normalised Si and N peaks show the change of signal with angle. The variation from 
cos 0 behaviour indicates that the elements are not uniformly distributed through the layer.
D e-convolu ting  the data  so as to obtain a  quantitative depth  profile is an 
extrem ely com plicated  p rocess and w as not exam ined in  great detail. R esults are 
p resented  in  C hap ter 6  using  an  A R X PS softw are m odule by T ougaard9, to 
m odel the layers b ased  on  A R X PS intensities.
2.4 Soft XPS Using Synchrotron Radiation
Soft X PS m easurem ents w ere taken  on the U 4A  beam line at the N ational 
Synchrotron L igh t Source (N SLS) at B rookhaven N ational Laboratory, N ew  
York. In  the synchro tron , electrons travel under U H V  at high velocity  in a 
c ircu lar path , ‘s tee red ’ by  a  m agnetic  field. W hile m oving at velocities near the 
speed o f  light, the e lectrons em it electrom agnetic rad iation  tangential to  their 
d irection  o f  travel. T h is b roadband electrom agnetic rad iation  is m ade availab le to 
individual beam lines tangen tia l to  the storage ring. A  synchrotron is show n 
schem atically  in  figure 2 .8 10.
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The vacuum  in the cham ber is m ain tained  by a ro tary -backed  turbo-m olecular 
pum p and ion pum ps. All sam ples were loaded sim ultaneously  to avoid having to 
b reak  vacuum , and to  ensure identical experim ental conditions for each sample.
Figure 2.9 Schematic Diagram of the U4A beamline at the NSLS, showing the path followed by 
the light from the storage ring to the sample
Som e considerations for synchrotron data analysis were:
Spin  O rbit Stripping:
The finite resolution o f  the technique m eans that som etim es close-lying peaks 
cannot be resolved. In particu lar the Si2p3/2 and S i2pi/2 com ponents are not well 
resolved. The tw o com ponents in  the Si2p peak  arise from  coupling betw een the 
m agnetic  fields o f  spin  and angular m om entum  in  the ‘p ’ orbital. For this reason 
the silicon 2 p i /2 com ponent w as rem oved from  the peak  before analysis was 
perform ed. The softw are used also rem oves the  backg round11. A n  exam ple o f  a 
Si2p peak  before and after stripping is show n in figure 2.10. The peak  is m uch 
narrow er w hen the S i2pi/2 com ponent is rem oved.
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Figure 2.10 Si2p peak before an after spin orbit stripping. The true single peak width can only be 
measured after stripping.
Fitting:
W here necessary , peaks w ere fitted  using a  standard  fitting  program . Fitting 
peaks assists in  determ ining the  num ber o f  chem ical environm ents present, and 
reso lv ing  the energy separation betw een them . Show n in  figure 2.11 is a  H f  4 f  
doub le t peak  at a photon  energy o f  lOOeV. In th is case, the  softw are calculates 
the  best fit w ith  an  energy separation o f  1.65eV betw een  the peaks, and a 
b ranch ing  (height) ratio o f  0.73. T he effect o f  vary ing  p repara tion  m ethods and 
fitting  param eters w as studied, to  investigate peak  b roaden ing  o r shifting as a 
function  o f  sam ple preparation  procedures.
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Figure 2.11 Hf4f peak fitted with a combined Gaussian-Lorentzian. The background is fitted with a 
polynomial.
2.5 X-ray Absorption Spectroscopy (XAS)
Conventional Soft X PS can be used  to  probe valence band electrons and thereby 
give inform ation about the  valence band  offset. This represents the barrier height 
to tunnelling carriers in the  valence  band o f  the layer in  question, as show n in 
figure 2.12. X -ray A bsorp tion  Spectroscopy (X A S) can  in  turn be used to 
calculate the conduction band offset, i.e. the barrier to tunnelling carriers in the 
conduction band. In  X A S, m onochrom ated  synchrotron radiation light is used to 
scan through the absorp tion  edge o f  a particu lar elem ent causing the creation o f  
core holes. The process resu lts in  the em ission o f  x-rays due to de-exciting 
electrons filling the core holes. T he in tensity  o f  this x-ray em ission, w hich is 
m easured  in an x-ray  spectrom eter, is p roportional to the partial density o f  states 
in  the conduction band o f  tha t particu lar elem ent. By com paring the X A S spectra 
for oxygen, for exam ple, from  SiC>2 and  H fSiO N , the conduction band offset can 
be m easured.
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Prev ious resu lts have show n that the incorporation o f  n itrogen  alters the band 
structure o f  the Si/SiC^ system 12. In  chapter 6 , results are show n for H fSiO N  
bo th  w ith  and w ithout nitrogen, to  exam ine w hether sim ilar effects are seen.
2.6 Secondary Ion Mass Spectroscopy (SIMS)
Secondary Ion  M ass Spectroscopy (SIM S) is a valuable tool used  to  provide 
dep th  profile  in form ation  about solid layers. D uring a SIM S m easurem ent, the 
sam ple surface is slow ly sputtered aw ay w ith  an  ion beam . SIM S is thus a 
destructive technique. W hile the sputtering takes place, the fragm ents o f  the layer 
th a t are d isp laced  are continually  analysed in  a  m ass spectrom eter, so a  depth 
p rofile  can be constructed . The incident beam  used in th is study w as a neutral A r 
beam  generated  in  a  charge neutralisation cham ber in  order to avo id  sam ple 
charging. T he SIM S process is show n schem atically  in  figure 2 .1 3 13. The 
d isp laced  m ateria l consists o f  sm all concentrations o f  positive and negative ions 
o f  the elem ents p resen t in the sam ple. These ions are analysed by a quadrupole 
m ass spectrom eter, w hich  can be set up to sequentially accept ions o f  a  certain  
m ass/charge ratio . A s the voltages on the rods o f  the spectrom eter are varied, 
ions o f  vary ing  charge to m ass ratio are detected. A n  exam ple m ass/counts bar 
chart is show n in figure 2.14.
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Figure 2.13 Schematic diagram of a SIMS experiment, showing how the primary beam interacts 
with the sold releasing secondary ions.
Mass (a.m.u.)
Figure 2.14 A typical SIMS spectrum; showing peaks associated with compounds of Si, N, C, 
and O atoms.
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Silicon is seen at atom ic m ass 28 as expected. This peak  represents Si+, or singly 
ion ised  silicon atom s. There is also a very small contribu tion  from  Si at 14, 
w hich  represents Si2+, w hich  overlaps w ith  N +. The overlap occurs because the 
technique cannot d ifferen tiate  betw een tw o species w ith the sam e charge/m ass 
ratio. The contribu tion  o f  Si a t 14 is quite sm all in com parison w ith  the N , and so 
is ignored. There is also a peak  attributed to Si at 56 a.m .u. due to Si2+ i.e. two 
silicon  atom s w hich are bonded together and pass through the analyser as a 
single m ass fragm ent.
F or this w ork, oxygen, silicon, nitrogen, and carbon (and hafnium  for the 
H fS iO N  layers) w ere m easured  as a function o f  sam ple depth, by setting the ion 
beam  at a very low  sputter rate, and allow ing the m easurem ent to continue for 
several hours, as the layer is etched away. SIM S results are com pared w ith depth 
profile  in form ation  from  A R X PS data.
2.7 Summary
The techniques outlined  in th is chapter are pow erful tools in  obtaining vital 
chem ical inform ation abou t d ielectric  layers. XPS and A R X PS yield quantitative 
elem ental concentration inform ation  and the angular aspect m akes depth 
profiling  o f  the layers possib le  in a non-destructive m anner. This inform ation can 
be cross-com pared w ith  SIM S results to give confidence in results. In  this way, 
the effect o f  varying sam ple preparation  on the final layer can be studied. The 
synchro tron  based  techniques can  give inform ation w hich can be related to the 
electronic properties o f  the  layers, w ith  conduction band offset being determ ined 
from  X -ray absorp tion  m easurem ents, and valence band offset being m easured 
from  Soft-X PS. The effec t on  preparation conditions on these param eters can 
also be studied.
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C h a p t e r  3 :  E l e c t r i c a l  C h a r a c t e r i s a t i o n  M e t h o d s  
f o r  G a t e  D i e l e c t r i c s
3.1 IgVg Tunnel Current Measurements
For the transisto r gate dielectric th icknesses investigated  in th is thesis, the 
application o f  a gate voltage low er than  the  barrier heigh t encountered  by 
tunnelling e lec trons results in  a sm all curren t flow . This is due to quantum  
m echanical e lec tron  tunnelling through the  insulator potential barrier. A  current- 
vo ltage (I-V ) m easurem ent can be used to determ ine the breakdow n fie ld  o f  the 
layers under investigation  as show n in figure 3.1. For these u ltra-th in  SiO N  
sam ples, the  b reakdow n voltage is approxim ately  24M V /cm . A s tunnel curren t is 
exponentially  dependent on barrier th ickness, a reduction in th ickness o f  ju st
0 .2nm  increases the current by a factor o f  5.
Gate Voltage (V)
Figure 3.1 Tunnel current characteristics for 1.36-1.56nm SiON samples. Breakdown voltage is 
approx 3.3 V for these samples.
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The significant increase in  leakage curren t by reducing  the gate oxide thickness 
is show n in figure 3.2, w here the leakage curren t density  is show n for a range o f  
thicknesses.
Gate Voltage (V)
Figure 3.2. Tunnel current characteristics for various oxide thicknesses illustrate the exponential 
rise in current for decreasing thickness. The transition from Fowler-Nordheim to direct tunnelling 
can also be seen
There are tw o possib le current transport m echanism s, as discussed in C hapter 1, 
depending on the shape o f  the barrier encountered  by tunnelling electrons. 
Fow ler-N ordheim  tunnelling takes p lace w here the applied voltage across the 
oxide is greater than  the barrier height (fig  3 .3a), and  the electrons tunnel through 
a triangular barrier into the SiC>2 conduction  band p rio r to entering the silicon 
conduction band. H ow ever, w hen  the oxide voltage is less than the barrier height, 
the electrons encounter a  trapezoidal barrier (fig 3.3b), and tunnel directly into 
the conduction band o f  the Si. D epending on the substrate  Si orientation, doping 
and other factors, the barrier height is generally  accepted to be in  the range 
2.5eV -3.3eV  for S i iV  and n itrided  SiC>22. T herefore, depending on the oxide 
th ickness the p redom inant tunnelling m echanism  can  vary in that in th ick  layers, 
the probability  o f  d irect tunnelling is greatly  reduced . T his is evident from  figure
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3.2, w here the change in gradient can be clearly seen for the 4 .0nm  oxide. D irect 
tunnelling in  the th inner layers causes a large increase in the current density  and 
in som e transport m odels is described using the Fow ler-N ordheim  equation and 
som e m ultip licative factor3.
(a) (b)
Figure 3.3 (a) Fowler-Nordheim tunnelling through a triangular barrier, into the oxide conduction 
band, (b) Direct tunnelling through a trapezoidal barrier.
T hough u ltrath in  oxides generally  operate in the direct tunnelling regim e, and 
Fow ler-N ordheim  tunnelling  is no longer an issue, as h igh-k  m aterials are 
incorporated  w ith  physical thicknesses o f  greater 4nm , Fow ler-N ordheim  
tunnelling could again  be a  factor in  I-V  m easurem ents and can yield  som e 
interesting inform ation  abou t the layers.
I f  the  Fow ler-N ordheim  curren t profile is exam ined and ln(J/E0X2) vs. 1/F (fig 
3.4a) is p lo tted , w here F is the oxide field  and J is the current density, a  straight 
line p lot (from  the F N -tunnelling  equation) is expected. H ow ever in 3-6nm  
oxides, a  sligh t oscilla tory  com ponent on the straight line (fig 3.4b) is present, 
w hich  arises from  the quantum  reflection o f  electrons w ith the correct 
w avelength  at the  SiC>2 in terface4.
Inform ation abou t the  S iO x transition  region w id th  a t the interface can be gained 
from  the shape and w id th  o f  the oscillations5. This is because the SiO x reg ion
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reduces the distance through  w hich  the electrons have to  tunnel, as there are 
availab le  states in this region, and the shape and position  o f  the oscillations 
reflec t this. U sing the in terference m odel p roposed  by M ao et al4, we have 
observed  sim ilar differences in  applied  voltage and observed  voltage at the 
curren t oscillation extrem a, corresponding to  a  tran sition  w id th  o f  ~.35nm , 
approxim ately  10% o f  the total for the 4nm  oxides used.
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Figure 3.4 A Fowler Nordheim plot, with the tunnel current oscillations extracted from the 
straight line fit. The oscillations are extracted by subtracting the linear fit from the FN-equation, 
from the actual experimental data
D irec t tunnelling proves m ore d ifficu lt to  describe accurately  as show n in figure 
3.5. Experim ental da ta  for a  2 .8nm  oxide is show n alongside the m odel for direct 
tunnelling  outlined in  chapter 1. T w eaking o f  param eters, such  as barrier height 
(3 .5V  in the exam ple), effective m ass (0.45m*o in the  exam ple), and oxide 
th ickness is required  to  acquire the close fit in figure 3.5 and  even still, like m any 
approxim ations6, it has significant shortcom ings in  the low -field range. The 
m odel also begins to  deviate from  experim ental data  a t the onset o f  Fow ler- 
N ordhe im  tunnelling at around 3.3V  as expected.
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Oxide Voltage (V)
Figure 3.5 Experimental direct tunnelling data fitted with a model based on the WKB 
approximation for a capacitor with active area, n+ gate, p-type substrate. The model is quite 
inaccurate in the low field range.
3.2 Time Dependent Dielectric Breakdown
The prim ary function  o f  the gate oxide is to act as an  insulating layer for the 
lifetim e o f  the device in  w hich  it is incorporated. H ow ever, w hen an  oxide is 
stressed using either constan t voltage, o r constant current stress at h igh field, it is 
found to  gradually  lose its insu lating  properties over tim e, until eventually  the 
layer suffers electrical b reakdow n. The m ain  focus o f  the electrical m easurem ent 
based part o f  th is thesis is on the reliability  o f  the layers under consideration, the 
degradation o f  the layers during the ir lifetim e, and the operation o f  M O SFETs as 
oxide param eters degrade. T his section deals w ith  the characterisation m ethods 
used  in the study.
D ielectric breakdow n has long been  attributed to the build-up o f  som e sort o f  
defect (now  assum ed to  be e lectron  traps) over tim e where, upon reaching a local 
critical defect density , oxide breakdow n occurs. Early m odels consisted  o f  
div iding the oxide into cells, and  as the electrons traps built up at random  
positions, they filled up these ce lls7. B reakdow n w as triggered w hen any one cell 
had exceeded the critical num ber o f  traps, w hich form  a conductive path from
40
anode to cathode. H ow ever, problem s w ith  this m ethod included the fact that the 
m odel could trigger breakdow n once the critical num ber o f  traps w as reached  in 
a cell, even  i f  the traps d idn ’t reach from  anode to  cathode, bu t w ere condensed 
in  the  m iddle o f  the cell. A lso, a local critical density  could  be reached  but the 
traps m ay be d istribu ted  in neighbouring cells, and breakdow n w ould  not be 
triggered.
A n advancem ent o f  this m odel using percolation theory  w as proposed  by 
D egraeve et a l8, w hereby the traps form  at random  in the oxide, bu t they  can  only 
form  a conductive chain  w ith o ther traps i f  they are w ith in  a certain  percolation 
distance o f  each  other. W hen a  conductive chain  occurs from  anode to  cathode, 
breakdow n occurs. The process is illustrated  schem atically  in  figure 3.6
(a)
(b)
(c)
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Figure 3.6 Buildup o f electron traps (a) leading to the formation of localized conduction paths 
within the oxide (b), and ultimately the formation of a conduction path from anode to cathode 
causing oxide breakdown (c).
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From  this figure, a  num ber o f  effects o f  the random  nature o f  trap generation on 
breakdow n are clear. Firstly, because o f  the random  location o f  trap generation, 
the tim e-to-breakdow n w ill be statistically  d istributed; it becom es clear as well 
that the trap generation rate is a  critical factor in  determ ining tim e to breakdow n9. 
A lso, the effect o f  decreasing dielectric th ickness on the tim e-to-breakdow n 
param eter (tbd) becom es obvious. A s few er traps are required to form  a 
breakdow n path, the overall density  at w hich  breakdow n occurs will generally be 
lower, and breakdow n w ill occur m uch quicker for the sam e trap generation 
ra te 10. The next section outlines the statistics involved in describing oxide 
breakdow n.
3.2.1 W eib u ll S ta tis tic s
I f  a num ber o f  identical oxide sam ples are stressed under the sam e conditions, a 
w ide variety o f  tbd values w ill occur. T he reason  for this, as m entioned, is the 
buildup o f  traps at random  locations, leading to the possibility  o f  a conduction 
path form ing at both  low  and h igh trap densities, depending on the particular trap 
location profile fo r each  oxide. The d istribu tion  is described by W eibull statistics 
[9]. This d istribution is used a  lot in engineering  applications where ‘w eakest 
link ’ processes occur. The function  is:
F(t) = 1 -  exp
y
Eq 3.1
w here, P is the W eibull Slope o f  the d istribu tion  (shape factor) and r\ is the 63%  
(scale factor) w hich  is the  tim e at w hich  63%  o f  a certain  sam ple set will have 
broken, independent o f  the num ber o f  sam ples tested.
Furtherm ore, by taking the natural log o f  both sides it can be show n that,
l n [ - l n ( l - F ( 0 ) ] =  P M O -  PMV)  Eti 3-2
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Therefore, a p lo t o f  ln [- ln ( l-F ( t)) ]  vs. ln (t) gives a stra igh t line w ith a slope p. 
T his is the usual w ay in  w h ich  a set o f  breakdow n data is presented, and a  sam ple 
W eibull p lo t is show n below  in fig 3.7, for a 1.5nm oxide. It has a  W eibull slope 
o f  2.2. The slope is calcu lated  from  a “m axim um  likelihood fit”, w hich ensures a 
m ore accurate ex traction  than  a least squares fit. The reason for this is that the 
“m axim um  likelihood” m ethod gives m ore w eight to tim e intervals in  w hich 
b reakdow n occurs m ore o ften  i.e. from  80-300 seconds in  figure 3.7. The slope is 
then  better fitted to the tim es at w hich breakdow n has occurred m ore often. In 
th icker oxides, the d istribu tion  is m ade o f  2  parts, an  intrinsic breakdow n slope 
and a flatter extrinsic one, at the low  end o f  the tbd scale, attributed to  process 
induced defects and ox ides w hich  are already broken  p rio r to s tress11, in  to day ’s 
low  defect density , sm all area sam ples, the tw o m odes are no longer 
distinguishable. This w ork  focuses on  intrinsic breakdow n, w hich is due to 
electron flux and trap  generation  rather than processes related  effects.
The W eibull slope and  63%  values are key factors in investigating how  the oxide 
layers w ill behave at low er voltages. A  low  W eibull slope is equivalent to  a very 
w ide distribu tion  o f  breakdow n tim es, w hereas a  h igher slope m eans all the 
breakdow ns occur in  a narrow er tim e window. The significance o f  the W eibull 
slope in  reliability  p ro jec tions will be m ade clear in the  nex t section.
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Figure 3.7 Sample Weibull plot for a 1.5nm oxide with an area of lx l0 '8cm2. Weibull plots are 
fitted with the maximum likelihood method to extract the Weibull slope.
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A s m entioned, the trap density  a t breakdow n becom es low er as oxide thickness is 
reduced. I f  we look at tbd statistics for decreasing th ickness, we see that the 
W eibull slope also reduces for reducing th ickness8. T he reason  for this is that as 
th ickness is reduced, the num ber o f  traps requ ired  to form  a  breakdow n path  is 
reduced. Thus there is a w ide statistical variation  in  the  tim e it w ill take to form  a 
path . In a thicker oxide, w here 6-7 traps are requ ired  to  fo rm  a path, the statistical 
sp read  is far less and the d istribution is m uch steeper.
o
Figure 3.8 show s this relationship  for our data, and  fo r th a t o f  D egraeve et al , 
and  the effect as predicted  by the percolation  m odel. T he reason for the high 
W eibull slope observed at 1.5nm  is discussed in  chap ter 4.
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Figure 3.8 Variation of Weibull slope with oxide thickness for oxide from 1.1 to llnm. The 
percolation model provides a good fit to the data
T he area o f  the test structure under consideration is a lso  im portan t in determ ining 
the  tim e to breakdow n. The distributions o f  devices o f  differen t areas are related 
b y 12:
n 2 < 4  j
Eq 3.3
44
w here 7  is the 63%  breakdow n tim e, A  is the device area, and P is the W eibull 
slope. So, as area is decreased, the  tim e to breakdow n increases as expected. 
Thus for a  th in  oxide w here p is low , e.g. 2.2, a reduction in area o f  1 order o f  
m agnitude results in a tbd(63%) alm ost 3 tim es higher.
3 .2 .2  R e liab ility
W hen fabricating an  oxide layer fo r use in  a device, it is generally expected that 
the layer w ill m aintain  its insu lating  properties and perform  as expected for the 
lifetim e o f  the device w h ich  is norm ally  taken as 10 years. H ow ever, as the tbd is 
statistically  d istributed, and  m any m easurem ents are needed to accurately 
observe the d istribution, it is im practical to  stress oxides at operating voltage 
because the m odal tbd w ill be - 1 0  years, and in som e individual oxides, 1 0 0 ’s o f  
years! The solution is to use accelera ted  lifetim e tests, w hereby an elevated stress 
voltage is used such tha t the m odal tbd occurs w ith in  a  m easurable tim e fram e, 
generally  less than  10000s. M easurem ents are m ade at m ultiple stress voltages, 
and it is then  possib le to  m ake an  extrapolation to the operational voltage and 
exam ine reliability . A  data  set fo r such a reliability  exam ination is shown in 
figure 3.8b
Sample 11 
A=1e-08cm2 
T=300C 
VG>0V
beta=1.93046
• V g=2.8V 
O V g=2.5V 
■ V g=2.6V
V g=2.7V 
a V g=2.75V 
V g=2.85V 
▼ V g=2.9V 
v V g=2.95V
♦ V g=3V
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Figure 3.8b Weibull plots at many stress voltages used to make a reliability extrapolation to the 
low field range. Weibull slope is seen to be independent o f stress voltage. Devices; Capacitors 
with active area, p+ gate and active, n-type substrate. t0)!= 1.1 lnm EOT. Breakdown criteria=large 
current jump
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In  th is case stress voltages from  2.5V -3V  are used fo r the stress. O bviously, 
using  m any m easurem ents m eans better accuracy in  the W eibull slope, and m ore 
po in ts on the extrapolation line to  the low  field range. In  th is case w e have used
- 2 0 0  sam ples and so the error in the W eibull slope ( - 1 = )  =  0.07, so the W eibull
\  n
slope is 1.93 ± 0.13. To m ake the reliability  estim ate, w e take the tbd(63%) 
values, corresponding  to  y=0 on the W eibull plot, and p lo t tbd(63%) vs. gate 
voltage as show n in figure 3.9, and extrapolate back to operating  voltage.
VG(V)
Figure 3.9 Reliability extrapolation using tbd63%  data from figure 3.8 including area and percentile 
scaling. Maximum operating voltage for any given lifetime requirements can be deduced from the 
plot.
T he raw  data  (open  circles) acquired on devices o f  area l x l 0 '8cm 2 is first scaled 
to  an  a rea  o f  l x l 0 '4cm 2 using the area scaling equation ou tlined  earlie r in this 
chapter. T h is allow s data  collected at a num ber o f  areas to  be norm alised  to one 
reference area, how ever in  th is exam ple only one area is used. The nex t step in 
m aking a re liab ility  estim ate is to scale to a  typical chip area (0 . 1cm 2) m aking the 
assum ption  that individual oxide breakdow ns w ill stop the chip  functioning. 
Since the area o f  a  ch ip  is so m uch larger than  the area o f  individual gate 
d ielectrics, the reliability  estim ate is essentially  a  w orst-case scenario. 
Furtherm ore, our data points represent the tbd(63%) data, w h ich  is obviously  an 
unacceptab ly  h igh  failure rate, and thus the data is further scaled  to  a 0 .0 1 %
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failure rate condition, g iving the final reliab ility  extrapolation (bold line) and 
allow ing a  m axim um  operating voltage fo r a  required  lifetim e to be deduced. 
From  the above diagram , an operating  voltage o f  0.8V  w ould  give a  projected  
lifetim e w ell in  excess o f  3x108s (10 years)
The W eibull slope affects the area scaling as m entioned  previously; a  h igh  slope 
equates to  tbd distribu tions at d ifferen t areas being closer together, and so the 
extrapolation lines (scaled to 0 . 1cm 2 and l x l 0 '4cm 2) are draw n closer to the raw  
data (acquired at l x l 0 '8cm 2). This obv iously  im proves the m axim um  operating 
voltage for a desired  lifetim e. The W eibull slope also affects the percentile 
scaling (bold line). The reason fo r th is is illustrated  in  figure 3.10. A  distribution 
w ith  a  h igh p has a  tbd(63%) that is c loser to  the low  percentile values than a 
d istribution w ith  a h igh  tbd(63%).
Time (s)
Figure 3.10 The effect of Weibull slope on percentile scaling. A low slope stems from a wide 
statistical spread and means a greater gap between the 63% time and the low percentile 
breakdowns.
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F or exam ple in figure 3.10, low  percentile values are found at - 5  seconds. The 
tbd(63%) for the d istribu tion  w ith  the h igh slope is ~40s and for the low  slope 
~280s. So m uch less scaling is required in going from  tbd(63% ) to low  tbd(0.01 % ) 
in  the sam ple w ith  the h igh  slope. In figure 3.9, this w ould  m ean the bold line 
w ould  be draw n closer to  the raw  data, thus im proving the reliability  outlook. It 
is clear then  that for area  and percentile  scaling, a h igh P is desirable to im prove 
the reliability  prediction. The inherent properties o f  the oxide, w hich determ ine 
P, will be discussed in detail later in the thesis.
O n exam ining figure 3.9, the slope o f  the extrapolation is obviously another 
im portan t factor in determ ining  reliability. The slope is know n as the voltage 
accelera tion13 (y) and is again an inherent property o f  the oxide. There are 
how ever a num ber o f  issues w ith  m aking such an extrapolation. Firstly, there is 
no th ing  to suggest that the  oxide suffers that sam e degradation at low  field w here 
it is im practical to m easure, as it does in the m easurem ent range. This how ever is 
d ifficu lt to confirm  due to  the tim e such m easurem ents take, and the argum ent is 
based on theory ra ther than  practice. The other m ore relevant issue is the 
extrapolation  m ethod  used. In  figure 3.9 we have used a  linear extrapolation to 
the low  field  (/tHD= to-cxp(-y.V(i)) to gauge reliability. H ow ever W u et a l14, have 
suggested  that the correc t extrapolation obeys a pow er law , where the voltage 
acceleration  (y) is gate voltage dependent (i.e. y=(8(ln(tbd))/5V). There are a 
num ber o f  reports in the literature discussing the correct m odel and the physical 
orig in  o f  the field  acceleration  m odel obeyed by the o x id e15,16. These w ill be 
d iscussed in the nex t section.
The difference betw een  the tw o m odels in determ ining tbd at low field is show n 
in figure 3.11. W hen ex trapolated  using the linear extrapolation m odel, a tbd o f  
~ l x l 0 14s is expected. U sing  the pow er law  m odel on the sam e data yields a tbd o f  
> l x l 0 20s in  this case. A gain  how ever, the tim escale for m aking m easurem ents to 
support either m odel is im practicable, and both  are supported by theory rather 
than  experim ent. For th is w ork, all reliability estim ates are m ade using the linear 
extrapolation  m odel, as it represents the w orst case.
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Gate Voltage (V)
Figure 3.11 Using the power law model (blue) for reliability extrapolations leads to extremely 
favourable reliability outlooks when compared with the linear extrapolation model
3.2 .3  B re a k d o w n  M ech an ism s
It is know n that the degradation  and breakdow n o f  gate oxides is due to charge 
traps form ing w ith in  the layer during its lifetim e. H ow ever, the trapping process; 
th a t is, the physical orig in  o f  the traps, is no t w ell understood . This section 
outlines the types o f  charge traps tha t form  in the oxide, and  the m ost com m only 
referred  to m echanism s in  the literature as to how  they  are  created.
1. Fixed Oxide Charge17
D uring  a constant voltage stress on an nM O SFE T  using  substrate injection in 
th ick  S i0 2 layers (>4nm ), the curren t is found to in itially  increase, indicating the 
p resence o f  positive charge trapped  in  the oxide. A fter a  tim e, the increase stops
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and the current begins to decrease, as negative charge trapping dom inates, 
though this effect is only slight fo r layers o f  this thickness. In ultra-th in  SiON, a 
very  sm all increase in the curren t is detected, again indicating the presence o f  
positive  trapped  charge. N o decrease is observed before breakdow n for ultra-thin 
layers. These observations suggest that positive trapped charge resides at the 
in terface, and because there is little bulk  in ultrathin layers, the negative charge 
buildup, w hich m ay form  in the bulk, is negligible.
Extending the d iscussion to h igh  k m aterials, hafnium  silicate shows only a 
decrease in gate current, for th icker layers, indicating that negative trapped 
charge in the bulk is dom inant, i f  it follow s the sam e trends as SiON.
In  th inner H fSiO N  layers, the rap id ly  increasing leakage current during voltage 
stress (S tress induced leakage cu rren t18 is discussed in the next section) m akes it 
im possible to judge w hether positive  or negative charge trapping  is dom inant.
2. Interface Traps
A nother w idely studied m echan ism  is the presence o f  traps at the insulator/Si 
in terface19. It is generally  accep ted  that interface traps are created  through the 
sam e m echanism  as bu lk  traps, bu t due to the strained layer o f  SiOx at the 
in terface (w hich orig inates from  the structural m ism atch betw een Si and the 
insulator) w here the density  o f  localised  states is increased, the trap generation 
rate is d ifferent from  that in the bu lk20. The interface trap densities are m easured 
by charge pum ping in  th is w ork , a  technique that is outlined in  section 3.4. The 
in terface trap generation rates for both SiON and H fSiO N  are discussed in 
C hapters 4 & 5 respectively.
3. Neutral Electron Traps
D uring the stressing o f  an oxide, neutral electron traps form  throughout the 
layer21. There is extensive in form ation  in the literature to suggest that it is these 
traps that build  up, form  a perco lation  path and result in the breakdow n o f  the 
oxide8. H ow ever, because the traps are neutral, they require a filling step to m ake 
them  electrically  v isible. N eu tra l trap  densities cannot be m easured  for ultrathin
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oxides, as the full traps have a tendency  to  em pty before they can be m easured. 
T here are 3 m odels that suggest how  these traps are form ed:
T he anode hole injection22 m odel assum es that som e electrons that arrive at the 
anode have sufficient energy to release an energetic hole back  into the oxide. 
T hese energetic  holes then create oxide traps as they tunnel. H ow ever, this model 
fails to exp la in  the tem perature dependence o f  oxide degradation.
The hydrogen release23 m odel v iew s the holes injected at the anode as not taking 
p lace in  the trap generation process, but that the hole in jection  m echanism  
happens alongside the release o f  hydrogen  (used to passivate the in terface) into 
the oxide a t the anode that generates traps. Thus, the m easured  hole fluence is 
sim ply a  m onitor o f  the trap generation process as both are dependen t on the 
energy  released  at the anode by tunnelling  electrons.
F inally , the electric field2{ m odel assum es that the energy released  by tunnelling 
e lectrons at the anode is not responsible for trap generation, bu t that sim ply the 
electric  field  gives sufficient energy to  the oxide to stim ulate the process that 
leads to  trap  generation.
3.3 Stress Induced Leakage Current
It w as no ted  in the 80’s by M aserijian  and Zam ani24, that the I-V  curve o f  an 
oxide that had undergone stress d iffered from  that o f  a fresh oxide, in  that the 
stressed  I-V displayed a h igher curren t in the low  field range, a  so called  stress 
induced  leakage current (SILC). The effect is show n in figure 3.11, w here a 
device is stressed for a set tim e, and then an I-V  m easurem ent is perform ed, and 
so on until breakdow n. The effect is dom inant at low  field as a t the h igh  field, the
I-V  curves converge again. The p redom inant m echanism  responsib le  fo r SILC is 
be lieved  to be trap  assisted tunnelling through neutral electron  traps form ed 
during  stress 25. D irect tunnelling at h igh field sw am ps this effect, and th is is the 
reason  w hy the I-V  curves are sim ilar at high field.
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Voltage
Figure 3.12 The buildup of SILC during a constant voltage stress. The increase in SILC can be 
directly correlated to the number of neutral electron traps in the layer.
A  m ore conventional w ay to m easure  the SILC  is to stress the layer at h igh field, 
then  stop the stress and m easure the SILC  at low  field, such that no further 
degradation is tak ing  p lace during  the sense m easurem ent. The tim e interval 
betw een the stress and sense m easurem ents is im portant, as SILC has a transient 
com ponent associated  w ith  the d ischarg ing  o f  traps near to the interface. This is 
less im portant in  th inner oxides, w here  the  steady state trap assisted tunnelling 
com ponent dom inates the current flow .
A n exam ple o f  a  SILC m easurem ent fo r an  u ltra th in  layer is show n in  figure 3.13 
taken  from 26. The slight rise in  SILC as the  stress continues is attributed to 
positive charge trapping, and the fo rm ation  o f  traps near to  the interfaces that 
assist the tunnelling process. H ow ever, m easurem ents at 2V and 2.25V  show  a 
sudden increase in  SILC. This corresponds to  the form ation o f  a ‘w ell p laced ’ 
trap, in  the m iddle o f  the oxide, the location  o f  w hich is ideal for the trap  assisted 
tunnelling process. The form ation  o f  such  a  trap  in  a th in  oxide is often an 
ind ication  that breakdow n w ill soon  follow .
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Figure 3.13 Increase in SILC with stress time at a number of stress voltage during CVS. The 
formation of a “well placed” trap causes a sharp rise in the SILC26.
The level o f  SILC is a  good m easure o f  the neutral electron trap density  in the 
oxide27, and can  be used  for degradation and breakdow n predictions. SILC is a 
problem  in  m em ory  devices, as stored charge can leak out, causing inform ation 
to  be lost. A lso , in  M O SFETS, the SILC causes a  h igher consum ption o f  pow er, 
w hich can be prob lem atic  for portable devices.
3.4 Detection of Interface Traps by Charge Pumping
T raps in the stra ined  Si/dielectric interfacial reg ion  are o f  particu lar in terest as it 
is these traps tha t are closest to  the critical channel region o f  the device. For this 
reason, a reliab le  m ethod  o f  determ ining the interface state density  is im portant 
in  evaluating n ew  d ielectric  layers. Charge pum ping is em ployed as the prim ary 
m ethod o f  in terface state detection, as it is particularly  effective for u ltra-th in  
layers. This is because it rem ains accurate even w hen the gate leakage current is 
h igh, and its analysis is sim pler than that o f  D eep Level Transient Spectroscopy 
(D LTS) and m ore reliab le  than m ethods based on 1 /f noise analysis28.
For this m easurem ent, the source and drain are grounded, and the substrate 
current is m easured , w hile  a pulsed bias is applied to the gate. There are tw o 
m ethods by w h ich  the pulse is varied  to execute the m easurem ents as show n in
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figure 3.14. E ither the am plitude is fixed  and the base level is sw ept so that the 
base level starts in accum ulation and fin ishes in inversion, or the base level is 
kep t constant and the am plitude is increased so that a t m axim um  am plitude the 
device is pulsed from  inversion to accum ulation. The resulting  charge pum ping 
current profiles are show n in the bottom  o f  figure 3.14
Figure 3.14 The base level sweep and amplitude sweep charge pumping methodologies. Both can 
be used to determine the interface trap density.
The orig in  o f  the charge pum ping (CP) current is as follow s. W ith the channel 
being sw ept from  accum ulation  to inversion, electrons from  the source and drain 
fill the existing interface traps. W hen the device is sw ept back to accum ulation, 
electrons rush back into the source and drain, w ith  the exception o f  those that are 
trapped. These electrons recom bine w ith  the m ajority  holes, resulting in a 
recom bination current being detected at the substrate. C learly  the m agnitude o f  
the recom bination curren t depends on  the num ber o f  in terface traps.
The trap density is described  by:
N. = —21_ 
" qAf Etl3'4
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In  equation 3.4, lcp is the charge pum ping  current, q  is the electron charge, A  the 
device area, and f  the pulse frequency. M ost m easurem ents in this w ork are high 
frequency (~ l-3 M H z). A s only  traps very close to the interface can respond to 
such a h igh  frequency, w e get a true m easure o f  the interface trap density, 
w ithout m easuring the bulk  trap  density.
In  u ltrathin oxides, the charge pum ping  current is superim posed on the leakage 
curren t and som etim es evaluation  o f  the charge pum ping current proves difficult. 
H ow ever, this is easily  rec tified  by m aking  a low  frequency m easurem ent w here 
there  is no CP com ponent, and subtracting it from  the h igh frequency 
m easurem ent. Charge Pum ping  is used  in  Chapters 4 and 5, in a stress and sense 
set-up, to characterise the in terface quality by m easuring the increase in the 
num ber o f  in terface traps during electrical stressing.
3.5 Device Degradation
The constant degradation  o f  ox ide insulating properties during stress obviously 
has an effect on M O SF E T  param eters. D evice perform ance is usually  m onitored 
using  the IdV d and InV g curves. The significance o f  these m easurem ents is 
ou tlined  here. A  m ore detailed  analysis is found in C hapter 4 for our SiON 
sam ples and C hapter 5 for H fSiO N .
The IdV d curves m easure  the  drain  current w hile sw eeping the drain voltage 
from  OV to operating drain  voltage. T his is carried out a num ber o f  gate voltages, 
and from  these curves w e can  ex tract the saturation drain current, w hich is the 
drain  current in operating  conditions. A  sim ulated29 set o f  IjVd curves for an 
nFE T  is show n in  figure 3.15 fo r a channel length L =  90nm  and a channel w idth  
W = 0.1nm  device, w ith  toX= 1.5nm.
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Figure 3.15 Simulated IdVd curves for a MOSFET at a number of gate voltages.
The linear and saturation regions are clearly  v isible. The saturation  reg ion  is due 
to  the channel being pinched off. The sim ulation yields an  on-curren t (V g=1.2V 
and V d = 1.2V ) o f  101 (.1A and an  off-curren t (V g=0V  and V D =1.2V ) o f  lp A . 
S how  in  figure 3.16, is a sim ulated IdVg p lo t fo r the sam e device, w hich is 
acqu ired  by  m easuring the drain curren t w hile  sw eeping the gate voltage. In  this 
case, the threshold  gate voltage is 0.4V . From  the IdVg the transconductance 
p rofile  o f  the  channel can be extracted, w hich  is a good ind ication  o f  channel 
m obility .
T ransconductance (gm) is the rate o f  change o f  drain  current w ith  respect to gate 
vo ltage  fo r constan t drain voltage. It is described by equation 3.5.
W
Sm  Eq 3.5
w here W  and  L are the w id th  and length  o f  the channel respectively , p  is the 
channel m obility , Q  is the oxide capacitance and V d is the drain voltage.
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Figure 3.16 Simulated IdVg curve for a MOSFET. In this case the threshold voltage is 0.4V. This 1-V 
curve can be used to monitor the effect of oxide degradation on device performance
U pon the application o f  a  gate bias, oxide degradation  begins to affect the IdV d 
and IdVg profiles o f  the device. I f  there is a buildup o f  negative fixed charge, it 
will act against the gate voltage so as to  raise the threshold  voltage, low ering the 
on-state current and reducing the m axim um  transconductance. Positive fixed 
charge w ill act w ith  the gate voltage and low er the threshold  and increase the off- 
state current, as carriers are still a ttracted  to  the channel by the oxide charge. 
Interface charge can lead to C oulom bic scattering o f  carriers in the channel, 
causing a  further reduction  in  drive cu rren t30. Finally, SILC provides a 
m echanism  for charge carriers in the cham iel that w ould norm ally contribute to 
the drive current being lost to the gate. A s the stress continues, this loss o f 
carriers becom es m ore severe, low ering the drive current even further. In logic 
applications, the d ifference betw een  on and o ff  currents needs to be as high as 
possible, to ensure accurate signal transfer. This is threatened by fixed oxide 
charge raising the o f f  curren t and SILC and in terface trapped charge low ering the 
on-current. So, in  addition  to conventional oxide reliability, the reliability in 
current levels, and the stability o f  the thresho ld  voltage also m ust be considered 
w ith ultra-thin, o r h igh-k  dielectric layers.
Figure 3.17 show s these effects in a  real device after a constant voltage stress.
The reduction and change in position o f  m axim um  transconductance are evident, 
as is the noise in  the curve, thought to be due to  Coulom b scattering from
57
interface traps. The drop  o ff  in transconductance above 0.8V becom es m ore 
pronounced  during  stress. The drop o ff  in the fresh  sam ple is a ttribu ted  to the 
gate leakage curren t31, and m obility  degradation associated  w ith a h igh  carrier 
concentration  n ear to  the interface. A ny further drop o ff  after stress is a ttribu ted  
to SILC. In  the IjVg curves, only a very slight shift in threshold  voltage is evident 
in th is particu lar exam ple.
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Figure 3.17 IdVg and transconductance curves for a device during constant voltage stress. The 
effect on both is evident.
3.6 Summary
In  this chapter, e lec trica l and statistical m ethods o f  m easuring and describ ing  
oxide breakdow n have been  outlined. The follow ing im portant conclusions on 
gate oxide in tegrity  have  been  drawn: The problem  o f  gate leakage becom es a 
larger p rob lem  as oxide th ickness is reduced. O rigins o f  gate leakage current in 
gate d ielectrics and th ickness dependence have been  outlined. Inform ation  from  
Fow ler-N ordheim  I-V  curves can be used to extract the w idth  o f  the SiO x 
transition  region. T he problem  o f  tim e-dependent d ielectric breakdow n, its 
statistical nature, and  its oxide field dependence has been discussed, and we have
(gjt
gj>t
»t=o
(gm)>>t=o
1.1x10-4 ■ 
I.OxICf1 ” 
9.0x10‘5 ‘ 
8.0x10"5 * 
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show n that it is a threat to M O SFET long-term  reliability. Breakdown 
m echanism s and trap generation have been discussed  and the literature suggests 
that it is a percolation path o f  neutral e lectron  traps from  anode to cathode that 
causes breakdow n. The origin o f  these neutral traps is still speculative. Three 
m odels exist in the literature that describe the possib le origin o f  the traps, the 
anode hole injection m odel, the hydrogen release m odel, and the electric field or 
‘therm ochem ical’ m odel. Each has experim ental ev idence to support it. Stress 
induced leakage current (SILC ) is a consequence o f  the buildup o f  neutral traps, 
w hich increases the leakage curren t at low field and causes excessive power 
consum ption.
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C h a p t e r  4 :  E l e c t r i c a l  C h a r a c t e r i s a t i o n  o f  U l t r a -  
t h i n  S i O N  l a y e r s
4.1 Introduction
This chapter contains a reliab ility  study o f  ultrathin SiO N  layers, prepared for 
use in the 65nm  technology node, using the m easurem ent techniques and 
applying the trap generation  theory  outlined in Chapter 3. Section 4.2 describes 
how  the sam ples w ere fabricated , and the difference betw een the m ethod used to 
grow  the oxides in this w ork  and m ore conventional m ethods. The reliability o f  
the layers is then exam ined  in term s o f  W eibull slopes, voltage acceleration and 
m axim um  operating voltage, and  som e interesting results are explained by the 
p rogressive w ear out o f  the b reakdow n spot. The study is extended to exam ine 
tim e dependent d ielectric  b reakdow n at h igh tem perature using the same 
m easurem ents. The possib ility  tha t devices m ay continue to  function in the post 
b reakdow n phase w hile the gate curren t rem ains m odest is then  investigated. 
T hese results w ould indicate tha t this strongly depends on  device aspect ratio. 
F inally , the im plications o f  oxide breakdow n for a real circuit are briefly 
outlined.
4.2 Sample Fabrication
There is a need to optim ise the properties o f  SiON due to the problem s w hich 
have been  encountered w ith  im plem enting the proposed new  high-k dielectric 
m aterials. Problem s such as low  m obility  and high charge trapping w ith these 
m aterials have extended the life o f  S i0 2 based layers well beyond w hat w ould 
have been  predicted even  a few  years ago. The sam ples from  IM EC used in this 
w ork  w ere grow n in three step s '.
F irst, a base layer o f  Si0 2  w as grow n using in-situ steam  generation for pm os 
devices and rapid therm al ox idation  for nm os devices, leading to base oxide
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th icknesses o f  0 .8nm -1.2nm . T he nitridation  step consisted o f  exposing the 
oxides to  a  high density , pu lsed  R F  N 2 plasm a. P lasm a based nitridation has 
taken  over in  recent years from  the w idely used  h igh  tem perature therm al 
n itridation  technique, because it can  be better controlled leading to  a m ore 
predictable nitrogen p rofile2. U sing  a  pulsed plasm a, the ions should  strike the 
surface w ith  a  low er energy  than  fo r a  continuous wave plasm a, possibly 
a llow ing  for the incorporation  o f  m ore nitrogen in the layer, w hile  m inim ising 
any dam age to  the layers. V arious frequencies, plasm a effective pow ers, and 
n itridation  tim es w ere used  to  produce a  range o f  d ifferent sam ples. Finally, a 
post n itridation anneal in  O 2 w as carried out to  stabilize the layers, different 
anneal tim es being used  fo r nm os and  pm os layers. R esulting layers in  nm os 
devices had an  EO T o f  ~ 1 .4nm  and  a  physical thickness o f  ~1.5nm , while layers 
in pm os had E O T ~ l.ln m  and physica l thickness o f  1.6nm. T hus the dielectric 
constan t w as approxim ately  the sam e as that o f  Si0 2  (3.9) in the nm os layers, and 
about 5.6 in  pm os. These layers w ere then fabricated into transistors and 
capacitors o f  various aspect ratios and capped w ith  polysilicon gates for 
e lectrical testing.
T able 4.1 sum m arises the  p rocess conditions and the resulting  equivalent oxide 
th icknesses (EO T) fo r all sam ples used  in the reliability  study. All sam ples are 
capacitors w ith  active a rea  encom passing  source and drain. The structure is 
show n schem atically  in  figure  4.0.
Active Area 
P+ or N+ doped
SiON Dielectric
Si-Substrsie 
P or N-type
I Gate
IP+ or N+ Poly-Si
Figure 4.0: Schematic diagram of the test structures used in the reliability study.
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SA M PLE O X ID A TIO N A N N EA L EO T (nm) T ype
1 RTO + DPN 15 sec, 
1 OmTorr, 20% duty 
cycle, 10kHz, 100% 
N2, 1125W
15 sec, 1000°C, 
0 2, 0.5 Torr
1.44 tim os w / 
p-substrate
2 RTO + DPN 15 sec, 
1 OmTorr, 20% duty 
cycle, 10kHz, 100% 
N2, 1750W
15 sec, 1000°C, 
0 2, 0.5 Torr
1.44 nm os w / 
p-substrate
3 RTO + DPN 15 sec, 
1 OmTorr, 20% duty 
cycle, 10kHz, 100% 
N2, 2375W
15 sec, 1000°C, 
0 2, 0.5 Torr
1.46 nm os w / 
p-substrate
4 0.7 nm ISSG + DPN 
30 sec, 5mTorr, 
40%N2, 100W
1 sec, 1000°C, 
0 2, 0.5 Torr
1 .1 0 pm os w / 
n-substrate
5 0.8 nm ISSG + DPN 
30 sec, 5mTorr, 
40%N2, 100W
1 sec, 1000°C, 
0 2, 0.5 Torr
1.13 pm os w/ 
n-substrate
6 0.9 nm ISSG + DPN 
30 sec, 5mTorr, 
40%N2, 100W
I sec, 1000°C, 
0 2, 0.5 Torr
1.11 pm os w/ 
n-substrate
7 1.0 nm ISSG + DPN 
30 sec, 5mTorr, 
40%N2, 100W
1 sec, 1000°C, 
0 2, 0.5 Torr
1 .1 2 pm os w/ 
n-substrate
Table 4.1 SiON layer preparation conditions
4.3 R e lia b ili ty
The reliab ility  o f  the gate-dielectric layer is know n to be o f  u tm ost im portance in 
the fab rica tion  o f  ULSI devices and has been  a grow ing concern  as the layers 
becom e th inner, as already outlined. This section investigates the reliability  o f 
our u ltra -th in  SiON layers n itrided  using decoupled p lasm a nitridation, to 
ascerta in  the  lifetim e o f  devices that have been fabricated  using  them , and to 
com pare the  reliability  w ith that o f  conventional Si0 2  layers. A s the layers are so 
thin, leakage currents o f  10A/cm 2 are com m on at IV . B ecause o f  this high 
leakage current, only the sm allest devices can be used for reliab ility  forecasts due 
to series resistance effects3. In larger area devices, an appreciab le  part o f  the 
vo ltage  w ill fall across the contact pad, leading to a low er oxide voltage, and 
consequen tly  a reliability  prediction that w ould be an over-estim ation. The effect 
is show n in figure 4.1, w here the IgV g curves for a typical sam ple are shown for
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various areas. The larger devices have a low er current density at h igh voltage, in 
the Fow ler-N ordheim  regim e.
0 1 2 3 4 5
Gate voltage (V)
2Area (cm )= 
4x1 O'8 
-0 -  2.5x1 o'7 
.  1 0  6
- e -  4x1 o'6 
-A - 2.5x1 O'5
Figure 4.1: Current density vs. gate voltage. For large devices the current is significantly lower at 
high voltage, because not all of the voltage drops across the oxide. This leads to over-estimated 
lifetimes.
  • • 8
For th is reason  m ost o f  the sam ples used  in  th is w ork are l|j,m  x lfu n  (i.e. 1 x lO '
cm 2). A  C onstant V oltage Stress (C V S) reliab ility  study w as first perform ed for
bo th  nm os and pm os capacitor structures using  both positive and negative gate
voltage. This involves applying a constan t gate voltage and m onitoring the gate
current until such tim e as oxide b reakdow n occurs. The initial current w as
recorded and only results for sam ples w ith in  5%  o f  the average current were
used, to ensure all m easurem ents w ere  m ade on uniform  thickness layers (a
variation  in  the initial current is an  ind ica tion  o f  different electron  tunnelling
distances). R esults for pm os-gate in jec tion  w ere discarded, as in  th is case,
electrons are in jected  from  the valence band, w hich  represents a b igger barrier to
tunnelling carriers, and reliability  is no t an  issue in the sam ples under
investigation4. CV S m easurem ents w ere carried  out on all w afers in order to
determ ine the effect o f  varying n itrogen  concentrations and process conditions on
device reliability . H ow ever, th is proved  difficult, as the layers w ith the highest
n itrogen  concentration  w ere also the th ickest, so any im provem ent in  reliability
w as likely due to th ickness effects. F igure  4 .2  show s a sam ple current vs. tim e (I-
t) trace for a  CV S m easurem ent w here breakdow n occurs at -4 3 2  seconds. In
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these th in  layers, the  current sim ply rises progressively  and extraction o f  the tbd 
proves very difficult.
Time (s)
Figure 4.2: Sample current-time trace during a constant voltage stress. The current is monitored 
until oxide breakdown occurs. Then tbd is recorded. Note the progressive rise in current after the 
formation of the breakdown path at ~432s.
In these cases, a  gate current noise-analysis a lgorithm 5 w as used to ex tract the tbd. 
This a lgorithm  accurately  determ ines the tim e-to-soft breakdow n, w hich  for th is 
w ork is trea ted  as ‘re a l’ breakdow n, w ithout the device having suffered  the 
therm al runaw ay effec ts that lead to hard  breakdow n.
The severity  o f  the  breakdow n is related to the alignm ent and position ing  o f  traps 
w ith in  the oxide as schem atically  illustrated  in Figure 4.3. I f  the breakdow n 
occurs because o f  a  single, w ell-placed trap (w ith in  the percolation d istance o f  
the anode and  cathode) there m ay only be a slight increase in  gate curren t and 
noise, w hereas i f  the  breakdow n arises from  a chain  o f  tw o traps the increase in 
current w ill be m uch  greater, because the  tunnelling distance for electrons for 
each step is sign ificantly  reduced, and thus the tunnelling probability  is h igher 
than i f  there  w as on ly  one trap. This leaves a question  m ark over w hich  should  be 
treated  as the real breakdow n, and how  reliability  extrapolations should be m ade.
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Figure 4.4: Reliability extrapolation to determine maximum operating voltage. Open circles 
represent raw data. Closed circles are the data scaled to 1x10 cm2
Figure 4.5 show s a  com parison  betw een the voltage acceleration  factors (y), 
m easured on the SiO N  layers and those observed for conventional SiC>2. The 
trend  for SiC>2 seem s to  support vo ltage dependent voltage acceleration. The fact 
that y m ay be dependent on  gate  voltage w as dem onstrated in the w ork o f  A lam  
et al 6. It is clear tha t y is generally  low er than  expected fo r SiO N  dielectrics. O n 
exam ining figure 4.4, it could  th en  be concluded that low er y (low er slope o f  
extrapolation) w ould  lead to  a  low er operating voltage i f  the device w ere to  be 
operational for 10 years. W e observed, how ever, m axim um  operating voltages o f  
0.8 V  o r h igher as show n in  figure 4.6.
A lso , it can  be seen  from  figure 4 .6 , that SiO N  w ith  EO T 1.1 nm  in pm os devices 
can in  som e cases be equally  reliab le  as 1.45 nm  th ick  sam ples fabricated in 
nm os devices.
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Figure 4.5 Comparison of y for S i02 (closed circles) and SiON (open circles) shows much lower 
voltage acceleration rates for SiON, which would indicate lower reliability, but the high (3 values 
lead to similar reliability to Si02 at operating voltage. Solid line is a fit to the S i02 data.
Equivalent Oade Thickness (nm)
Figure 4.6 The same maximum operating voltage is sufficient for several SiON recipes 
(req=0.8V). The oxides with EOT of ~1.4nm are nMOS devices and those o f- l. ln m  are pMOS. 
Equal reliability can be attained for both. The circled point corresponds to a sample with low p 
and low y.
T he reason  for th is h igh  reliability  is the very h igh  values for (3, w hich  w ere all 
in  the  range 1.5 to  2.4 fo r SiO N  layers, w hile fo r Si0 2  layers in  th is thickness
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range, values in  the 1 to 1.5 range are expected7. The reason for this expectation 
is sim ply that for very th in  oxides, b reakdow n occurs at a m uch low er trap 
density , because a percolation  path  o f  on ly  a few  traps will cause breakdow n. 
The statistical spread o f  trap density  on  creating  a path o f  only a few  traps is 
m uch larger than  for a path o f  m any trap s in  a  th ick  layer, and so th in  layers have 
a low er W eibull slope8. The h igh  p values recorded  for the SiON layers reduces 
the area dependence o f  the tbd (exp lained  in C hapter 3), w hich has the effect o f  
draw ing the dashed and bold lines in  figure  4.4, closer to the raw  data 
extrapolation. It also results in  a reduc tion  in  the gap betw een the 63%  and the 
low  percentile  tbd, w hich causes the 0 .0 1 %  fit to be draw n closer to the raw  data. 
W ith the reliab ility  at specification fits in  figure 4.4 being draw n closer to the 
raw  data (i.e. being shifted to  the righ t on  the plot), this m eans that they will 
in tercept the 10-year line at a h igher opera ting  voltage. M oreover, p valves for 
the SiON dielectrics seem  to relate  to y as show n in fig. 4.7, an effect that has not 
been noted  before in  the literature. The decrease o f  y, w hich degrades the 
reliability , is com pensated by a  h igh  p, w h ich  im proves the reliability.
•  nmos, VG>0V 
O nmos, VG<0V 
■ pmos, VG>0V
1.4 1.6 1.8 2.0 2.2
Weibull slope beta
o<d33
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Figure 4.7. y vs. P shows that there is a correspondence between the quantities. Low y, which 
determines reliability, is compensated by high p, which improves it.
4.4 F u r t h e r  e x a m in a tio n  o f  W eibull S lo p e s , T r a p  G e n e ra t io n  a n d  
B re a k d o w n
In  an a ly s in g  th e  re a so n  fo r the  u n ex p ec ted ly  h ig h  W eibu ll s lo p es m easu red , som e 
m o re  in fo rm a tio n  is req u ired  ab o u t th e  o rig in  o f  th e  slope. It has a lre ad y  b een  
o u tlin ed  th a t th e  W e ib u ll s lope is s trong ly  d ep e n d en t on  th e  n u m b er o f  trap s  th a t 
co n stitu te  the b re ak d o w n  path . T ak in g  a  p e rco la tio n  d is tan ce  o f  0 .9n m  as 
p red ic ted  by  th e  p e rco la tio n  m odel and  assu m in g  th a t the  in te rface  ac ts  as  a  sh ee t 
o f  trap s  a v a ila b le  to  te rm in a te  a  b reak d o w n  p a th 9, one  w e ll-p laced  trap  in  the  
cen tre  o f  a  1.5n m  o x id e  is en o u g h  to  cau se  b reak d o w n .In  te rm s o f  s ta tis tic s , the 
c ritica l trap  d en s ity  to  fo rm  such  a  p a th  is W eib u ll d is trib u ted  w ith  a  s lo p e  (p 0t) 
o f  1. I f  a  tw o -tra p  c o n d u c tio n  p a th  m ad e  o f  tw o  n o t so w ell p laced  trap s  cau ses  
b re ak d o w n , p 0t w o u ld  b e  2 . H ow ever, tim e -to -b re ak d o w n  ex p e rim en ts  do  not 
g iv e  the W e ib u ll s lo p e  o f  the c ritica l trap  d ensity . T he trap  d en sity  is re la ted  to 
th e  stress  tim e  b y  a  p o w e r law , D ot=  C .tm w h e re  C  is d ep en d en t on  stress  vo ltage. 
F ro m  th is , it fo llo w s  th a t the d is trib u tio n  o f  th e  c r itica l trap  d en sity  is re la ted  to  
th e  d is tr ib u tio n  o f  th e  tim e -to -b reak d o w n  by  th e  trap  g en e ra tio n  ra te  o r, m o re  
s im p ly , Ptbd= m * pot-This theo ry  can  n o w  be ap p lied  to  ex am in e  the o rig in  o f  the 
h ig h  p. F o r c o n v e n tio n a l u ltra -th in  ( 1.5-2 .5n m ) SiC>2, m  is b e tw een  0.5  an d  0 .7, 
an d  p 0t is 2 (as tw o  trap s  b reak  the ox ide), re su ltin g  in  p = l to  1.4 . T h e  v ery  h ig h  
P in  the  S iO N  sam p le s  can  be ex p la in ed  in  tw o  w ays:
( 1 ) T h ree  tra p s  a re  n eed ed  to  b reak  th e  o x id e , i.e. \]~2 and  m ~ 0.7  so  p ot~ 3 . 
A ssu m in g  a  p e rc o la tio n  d is tan ce  o f  0 .9nm , the  e ffec tiv e  ‘rad iu s  o f  c o n d u c tio n ’ o f  
a  trap  is 0 .45n m . It is o b v io u s th en , th a t the  o x id es  u sed  in  th is  s tudy  are  ju s t  th in  
e n o u g h  to  a llo w  a  tw o -trap  co n d u c tio n  p a th  to  b reak  the  o x id e , w h ich  
th eo re tic a lly  ca n  h a p p e n  from  1.35n m -1.8nm . So, fo r  th ree -trap  b reak d o w n , the  
p e rco la tio n  d is tan ce  w o u ld  no  lo n g er be 0 .9n m , fo r the m o d el to  be co rrec t, it 
w o u ld  h av e  to  b e  ch a n g ed  to  0.6nm.
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(2 ) m  is h ig h e r th a n  in  S 1O 2 i.e. P~2  an d  p 0t—2 so  m ~ l .
T h is w o u ld  m ean  th e  p e rco la tio n  d is tan ce  re m a in s  u n c h a n g ed  from  th a t o f  S i02, 
b u t tha t S iO N  in stead  h a s  a  h ig h e r trap  g e n e ra tio n  ra te , an d  th a t th e  in co rp o ra tio n  
o f  the  n itro g en  p ro m o te s  trap  g en e ra tio n  by  so m e  m ech an ism .
In  o rd e r to  d isc rim in a te  b e tw een  th ese  tw o  p o ss ib ilitie s , the p re -b reak d o w n  
ev en ts  in  47  cu rren t-v o ltag e  traces  fo r o n e  se lec ted  o x id e  recipe  w ith  a tbd 
W eibu ll s lope  o f  2.2  w e re  ana lysed . T h e  p re -b re a k d o w n  cu rren t steps can  be  
in te rp re ted  as the  fo rm a tio n  o f  n o n -b reak in g  c o n d u c tio n  paths. I f  the  cu rren t 
level (A I) u sed  as th e  b reak d o w n  tr ig g e r is  re d u c e d  b e lo w  6|iA , the  m easu red  
W eib u ll slope c h a n g e s10.
T h e  m easu red  re la tio n  b e tw een  p an d  AI is sh o w n  in  fig u re  4 .8 . P d ro p s in  1 
sing le  step  from  2 to  a b o u t 0.8 as th e  cu rren t s tep  is re d u ced  to  lo w er values. 
T h is  su g g ests  a  ch an g e  fro m  2  to  1 trap  co n d u c tio n  p a th s . A t lo w  cu rren t triggers, 
p a th s  o f  a  s ing le  trap  are  cau sin g  th e  cu rre n t in c re a se  (Pot= l). F ro m  th is 
o b serv atio n , it can  be  co n c lu d e d  th a t th e  trap  g e n e ra tio n  ra te  is n ea r the  ex p ected  
v a lu e  o f  m s 0 .7 . So, i f  th e  trap  g en e ra tio n  ra te  is  a s  ex p ected , w h y  does the 
W eib u ll s lope g ro w  la rg e r th a n  the  ex p ec ted  v a lu e  o f  1.6 w h e n  th e  cu rren t step  is 
in creased ?
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Figure 4.8: Measured Weibull slope for increasing breakdown current trigger. In this case the 
Weibull slope rises above the expected value o f 1.6 for two trap breakdown paths.
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W e tried  to  fu r th e r ex a m in e  th e  trap  g en e ra tio n  ra te  b y  m easu rin g  th e  in c rease  o f  
th e  in te rface  s ta tes  d u rin g  s tre ss  by ch a rg e  p u m ping . T h is w as do n e  by  ap p ly in g  
a  C V S  to  th e  o x id e , an d  th e n  in te rru p tin g  th e  stress  w ith  a  3M H z ch a rg e  
p u m p in g  m easu rem en t, to  m easu re  th e  n u m b er o f  in te rface  traps. A p art fro m  
p u re  in te rface  sta tes, b u lk  tra p s  v ery  n ea r to  the  in te rface  can  also  b e  sensed  in  
v e ry  th in  SiC>2. T h e  in te rfa ce  tra p  d en sity  p ro v id es  an  e s tim ate  fo r the  b u lk  trap  
d e n s ity .11
O u r m easu rem en ts  (f ig u re  4 .9 ), h o w ev er, sh o w  a  v ery  lo w  in te rface  sta te  
g en e ra tio n  ra te , n o t a t a ll co rre sp o n d in g  w ith  th e  m = 0.8 d ed u ced  fro m  th e  
b re ak d o w n  ana lysis .
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Figure 4.9 Number o f interface traps as a function o f stress shows a very low generation rate. The 
rate is much lower (-0 .2) than the expected value o f close to 1 from our statistical analysis.
T h e  b eh av io u r th u s  c a n n o t b e  v e rif ied  to  be due to  an  in c reased  trap  g en e ra tio n  
ra te . A lso , b u lk  an d  in te rfa c e  tra p  g en e ra tio n  ra tes seem  to  v ary  g reatly . T he tru e  
ex p lan a tio n  fo r th e  h ig h  W e ib u ll slopes, low  v o ltag e  acce lera tio n s, an d  
co rre la tio n  b e tw e en  th e  tw o , w as  fo u n d  to  lie  in  th e  p ro g ress iv e  w e aro u t (th e  
g ro w th  o f  a  c o n d u c tio n  p a th  a f te r  i t ’s fo rm a tio n  a t th e  in s tan t o f  b reak d o w n ) o f  
th e  b reak d o w n  p ath , an d  th e  a b ility  o f  the  layers to  re s is t su ch  w earo u t .
I f  w e co n sid e r th e  o n se t o f  p ro g ress iv e  b reak d o w n  a fte r  th e  fo rm a tio n  o f  a 
c o n d u c tio n  p a th , w e  f in d  th a t i f  th e  b reak d o w n  trig g e r u ses  a  sm all ch an g e  in  th e
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g a te  cu rre n t (AI), th ere  w ill be a  s ig n ifican t tim e  d e lay  b e tw e e n  th e  trig g erin g  o f  
a  b re ak d o w n  ev en t and  a  su b stan tia l rise  in  g a te  cu rre n t as g iv en  by the 
d iffe ren tia l eq u a tio n  w h ich  can  b e  u sed  to  d esc rib e  p ro g re ss iv e  w earo u t:
j ^  = KI(t)bexp{a[vg - R sI(t)]} Eq4J
w h e re  K  is a  constan t, b  is an  ad ju s tab le  w e aro u t ex p o n en t, a  is th e  v o ltag e  
a c c e le ra tio n  o f  the  leak ag e  p a th  w earo u t, and  R s is  a  se rie s  re s is tan ce .
A fte r  th is  stage, w h en  th e  cu rren t b eg in s  to  g ro w  ap p rec iab ly , its g ro w th  is 
lim ite d  by  a  series  re s is tan ce  an d  co n tin u es to  g ro w  lo g a rith m ica lly . T he th ree 
d iffe re n t p h ase s  o f  b reak d o w n  are sch em atica lly  illu s tra te d  in  fig u re  4 . 10. T he 
e f fe c t o f  stress v o ltag e  o n  th e  p ro g ress iv e  w e a ro u t is  d iscu ssed  la te r in  the 
ch ap te r.
Figure 4.10: The breakdown process. In part I, the percolation model describes the buildup of 
traps, and the current through the path is 0 as it has not yet formed. After the path is created (tc) in 
part II, it begins to grow slowly and allow more current to flow through it. The actual formation 
o f  a path may only result in a very small current jump (AI). After a certain time (tpw), the current 
shows a significant increase, and it eventually saturates, due to series resistance12.
T h is  s im p le  d esc rip tio n  can  be  u sed  to  ex p la in  the  u n u su a l W eib u ll s lope and  
v o lta g e  acce le ra tio n  values. F o r v ery  sm all cu rren t s teps, th e  W e ib u ll slopes are 
c o n s ta n t a ro u n d  0.8  (fro m  fig u re  4 .8). A lso , a t th ese  v e ry  lo w  cu rren t steps, the
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v o ltag e  ac ce le ra tio n  is m u ch  c lo se r  to  th e  ex p ec ted  v a lu e  o f  - 10. So, a t low  
cu rren t step , th e  b re ak d o w n  b e h a v io u r  is  as  ex p ec ted  in  line  w ith  th e  p red ic tio n s 
o f  th e  p erco la tio n  m odel.
H owever, w hen we begin to trigger on a higher current step, the actual 
fo rm a tio n  o f  the breakdow n p a th  has gone unnoticed, a n d  our trigger occurs  
som e tim e in stage I I  o f  f ig u re  4.10, w here the p a th  is a lready w earing  out. In  
this regime, perco la tion  theory no longer applies and  the grow th o f  the 
breakdow n p a th  dom inates m easurem ents.
T h is  is m ad e  very  c lea r in  fig u re  4.11  w h e re  th e  tran s itio n  from  the  reg im e  w here 
p e rco la tio n  th eo ry  ap p lies , to  th a t w h e re  it d o es  n o t is im m ed ia te ly  apparen t. It is 
in  th is  second  s tage w h e re  h ig h  W e ib u ll s lo p es and  lo w  v o ltag e  acce le ra tio n  w ill 
b e  m easu red . T h e  lo w  v o ltag e  ac c e le ra tio n  is  ac tu a lly  a  m easu re  o f  th e  v o ltag e  
d ep en d en ce  o f  th e  w e a r-o u t o f  th e  c o n d u c tio n  path . D e p en d in g  on  the 
‘re s is ta n c e ’ ag a in s t th e  o n se t o f  p ro g re ss iv e  b reak d o w n , b o th  th e  W eibu ll slope 
an d  th e  acce le ra tio n  fa c to r vary . In  o th e r  w o rd s, b o th  th e  W eibu ll s lope an d  the 
acce le ra tio n  fac to r in  th is  seco n d  p h a se  are  a  m easu re  o f  h o w  ro b u st th e  o x id e  is 
ag a in s t p ro g ress iv e  b reak d o w n .
11
1 0
9
8
7
6
1
ST
<Q
o
at
o
0
<D
<5"
2
1
3
a
0n
c u r r e n t  s t e p  A l  f o r  B D  d e te c t io n  (A)
Figure 4.11: Measured (3 and y vs. current step. At low current step in region I, expected values 
are found. Only when the current step is increased, such that measurements are made in the 
wearout stage, do we measure high p and low y. The relationship between the two quantities is 
also only visible at high current step.
T h u s in  u ltra th in  o x id es , u s in g  th e  in tu itiv e  id ea  th a t an  o x id e  b reak d o w n  occu rs 
w h e n  th ere  is a  s ig n ific an t rise  in  th e  g a te  cu rren t level is n o  lo n g er va lid . T he
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p ro g re ss iv e  w ea r-o u t o f  the  co n d u c tio n  p a th  a fte r b re ak d o w n  needs to be 
u n d e rs to o d  b e fo re  a co rrec t re liab ility  ex trap o la tio n  can  be  m ade.
4.5 E levated  T e m p e ra tu re  E ffects
4 .5.1 T e m p e r a tu r e  A c c e le ra te d  B re a k d o w n
A n o th e r  im p o rtan t fa c to r in  a ssessin g  re liab ility  is th e  e ffec t o f  e lev a ted  
te m p e ra tu re  o n  o x id e  p erfo rm an ce . G a te  o x id es  hav e  to  p e rfo rm  at tem p era tu res  
ab o v e  100°C  w h e n  in  m ic ro p ro cesso r d e v ic e s13, and  so it is n ecessa ry  to study  
th e ir  b e h a v io u r  a t and  ab o v e  th is  tem p era tu re . In  th e  h ig h  tem p e ra tu re  study  
u n d erta k en  in  th is  w o rk , the  dev ices u n d erw en t co n s tan t v o ltag e  s tress , at 
tem p e ra tu re s  ra n g in g  fro m  20°C to 200°C, an d  the  tim es to  b re ak d o w n  w ere  
reco rd ed . In  th is  case , b reak d o w n  w as d efin ed  in  the  co n v en tio n a l m an n er as a 
s ig n ific an t rise  in  th e  gate  cu rren t, in d ica tin g  the fo rm a tio n  o f  an  e lec trica lly  
c o n d u c tin g  p a th  fro m  an o d e  to  ca thode . H o w ev er, in  the  lig h t o f  th e  ab o v e  
d iscu ss io n , th e  re su lts  ag a in  show  that th is  d e fin itio n  o f  b re ak d o w n  is 
in co m p le te . A s  w ith  the  ro o m  tem p era tu re  study , the tim e -to -b re ak d o w n  (tbd) 
W eib u ll d is tr ib u tio n s  w ere  fitted  w ith  a  m ax im u m  lik e lih o o d  s lope  m eth o d , to 
en su re  ac cu ra te  e x tra c tio n  o f  th e  W eibu ll s lope  ((3) and  th e  63% -v alu e  (r)). E ach  
o x id e  w as  s tre sse d  a t a  n u m b er o f  stress v o ltag es  and  P w as  d e te rm in ed  fo r the 
o x id e  by  u s in g  all tbd d istribu tions. O x id es fab rica ted  in to  p m o s and  nm o s 
s tru c tu re s  w e re  b o th  tes ted , and  in all cases, a  positive  g ate  v o ltag e  w as  used . 
T h e  v o ltag e  ac c e le ra tio n  fac to r y, w as su b seq u en tly  d e te rm in ed  fro m  a  p lo t o f  
L o g  (r|) vs. V g.
F ig u re  4.12  sh o w s a  p lo t o f  L o g  (r|) vs. V g. fo r one o x id e  rec ip e  g ro w n  in  a  pm o s 
d ev ice , fo r te m p e ra tu re s  ran g in g  from  20° to  200°C (293K -473K ). F ro m  th is  it is 
c lea r th a t e lev a ted  tem p era tu re  g rea tly  red u ces the  tbd fo r a  g iv en  stress  vo ltag e . 
N o te  th a t th e  v o ltag e  acce le ra tio n , d e term in ed  from  the  s lo p e  o f  th is  g rap h , is 
e s se n tia lly  te m p e ra tu re  ind ep en d en t. T he vo ltage  acce le ra tio n  fo r all sam p les  is 
sh o w n  in  fig u re  4 . 13, an d  show s qu ite  a  w id e  sca tte r in d ica tin g  th a t v o ltag e
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acce le ra tio n  d o es n o t d ep e n d  la rg e ly  o n  tem p era tu re . T h e  e ffec t is a lm ost 
id en tica l fo r n m o s and  p m o s d ev ices . T h e  co n s tan t v o ltag e  acce le ra tio n  w ith  
in c reasin g  tem p era tu re  ag rees  w ith  so m e p re v io u s  w o rk s 14, w h ich  state  th a t 
v o ltag e  acce le ra tio n  is tem p era tu re  in d ep en d e n t in  the  s tu d ied  tem p era tu re  range.
Gate Voltage (V)
Figure 4.12. The 63% time-to-breakdown plotted vs stress voltage at different temperatures. A 
parallel shift o f the tBt>-VG trace is observed with change o f  T. The voltage acceleration appears 
to be temperature independent, this is further illustrated in figure 4.13
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Figure 4.13 Voltage acceleration vs. Temperature for all oxides investigated. The plot shows a 
wide scatter in voltage acceleration for both nmos and pmos structures. This was confirmed for a 
number o f breakdown trigger current levels.
79
F ig u re  4.14  sh o w s th e  e ffe c t o f  in c reased  tem p era tu re  o n  th e  tbd fo r a p a r tic u la r  
o x id e  a t a  se t v o ltag e  o f  2.72  V . T h e  d a ta  are w ell d esc rib ed  by  a  p o w e r law . T he 
tbd is tw o  o rd e rs  o f  m ag n itu d e  lo w er at 400K  th an  at 300K . I f  w e ex trap o la te  th is  
b ack  to  th e  lo w  fie ld  o p e ra tin g  v o ltag e  range u s in g  a  w o rs t case  lin ear 
ex trap o la tio n , k ee p in g  th e  o p e ra tin g  tem p era tu re  5 OK lo w er co u ld  m ean  m any  
y ea rs  o f  ad d itio n a l d ev ice  life tim e , so c lea rly  co n tro llin g  o p e ra tin g  tem p era tu re  
an d  u n d ers tan d in g  te m p e ra tu re  e ffec ts  sh o u ld  b e  o f  co n ce rn  to  industry .
Temperature (K)
Figure 4.14. The time to breakdown at 2.72V for a variety o f stress temperatures. A reduction o f  
the stress temperature greatly increases the time to breakdown, indicating that the trap generation 
rate has a strong thermal dependence.
T h e p o w e r la w  b e h a v io u r  in  fig u re  4.14  equa tes to  tem p e ra tu re  d ep en d en t 
tem p e ra tu re  ac ce le ra tio n . W e w ill use  o u r fin d in g s to  p ro v e  th a t th is  b eh av io u r 
su p p o rts  th e  v o ltag e  d e p e n d e n t v o ltag e  acce le ra tio n  m o d e l p ro p o se d  b y  W u et 
a l15. T he W eib u ll s lo p e  is a f fe c te d  by increased  tem p era tu re  as sh o w n  in  fig u re
4.15  b u t th e  e ffec t is o n ly  v is ib le  fo r p m o s structu res. A lso  v is ib le  from  fig u re
4.15  is a  c lea r d iffe ren c e  in  W eib u ll s lope b e tw een  p m o s  an d  n m o s s tru c tu res  
ac ro ss  the  tem p e ra tu re  ra n g e  s tu d ied . S ince m ak in g  a  re lia b ility  p ro jec tio n  to  th e  
lo w  fie ld  ran g e  in v o lv es  th e  W e ib u ll s lope  one w o u ld  assu m e  th a t th is  d iffe ren ce  
b e tw e en  p m o s an d  n m o s  w o u ld  re su lt in  a  d iffe ren ce  in  re liab ility . H o w ev er, w e 
m u s t be su re  th a t th is  is  a  re a l e ffec t befo re  m ak in g  su ch  a  sta tem en t.
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Figure 4.15: Weibull slope vs. temperature for pmos and nmos devices. Pmos layers show 
increased Weibull slope at high temperature.
A s o u tlin e d  in  th e  p rev io u s sec tio n , th e  W eib u ll s lo p e  is  s tro n g ly  d ep en d en t on 
th e  b re ak d o w n  trig g e r u sed  in  m easu rem en ts , an d  so  th e  d iffe ren c e  in  W eibu ll 
s lo p e  b e tw e en  p m os an d  n m o s s tru c tu re s  is fo u n d  to  d isap p ea r w h en  the 
b re a k d o w n  trig g e r is lo w ered  to  a  cu rren t level w h e re  th e  p e rco la tio n  m odel 
ap p lie s . F ig u re  4.16  sh o w s th e  e ffec t o f  e lev a ted  tem p e ra tu re  o n  W eibu ll slope 
fo r  a  ra n g e  o f  trig g e r cu rren ts  fo r  the  pm o s s tru c tu res . A s  th e  b reak d o w n  trig g er 
is  lo w ered , th e  W eibu ll s lope  in  g en e ra l d ro p s, b u t no  m a tte r  w h a t th e  b reak d o w n  
tr ig g e r, th e  slope  is s till fo u n d  to  in c rease  fo r in c reas in g  tem p era tu re .
A  p la u s ib le  ex p lan a tio n  is th a t as  w e  m o v e to w ard  h ig h e r  tem p era tu re , the 
b re a k d o w n  is fo rm ed  w ith  a lm o st n o  in c rease  in  cu rren t an d  so  o u r  b reak d o w n  is 
a lw ays  in  p h ase  II o f  fig u re  4 . 10, m ean in g  th a t w e n e v e r  m easu re  tbd in  the 
p e rc o la tio n  m o d e l reg im e a t h ig h  tem p era tu re . It is d iff icu lt to  co n firm  th is, as at 
v e ry  lo w  cu rren t step  trig g e rs , cu rren t n o ise  b eco m es a  p ro b lem .
->— |— i— |— .— |— .— |— i— |— i— i— i— |— <— |— i— i— .— r
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Figure 4.16. Weibull slope vs. Temperature for pmos layers showing different breakdown 
triggers. As the breakdown trigger is made lower, the increase in Weibull slope becomes less 
severe.
T h is  in c rease  o f  W eib u ll s lo p e  a t h ig h  tem p era tu re , w h e th e r a  rea l e ffec t o r not, 
m ak es  re liab ility  ex trap o la tio n s  e v e n  m o re  co m p lica ted . T he e ffec t o f  e lev a ted  
tem p era tu re  o p e ra tio n  o n  tbd w o u ld  in d ica te  a  m u ch  lo w er p ro jec ted  m ax im u m  
o p era tin g  v o ltag e  i f  th e  d ev ice  w a s  to  b e  o pera tional fo r 10 y ea rs  as the  
ex trap o la tio n s  fo r re liab ility  e s tim a te s  lo w er tim e-to -b reak d o w n . T he increasing  
W e ib u ll s lo p es fo r  in c re as in g  te m p e ra tu re  in  pm os s tru c tu res  also  im p ro v es the 
re liab ility  p ro jec tio n  by  re d u c in g  a rea  d ep en d en ce  o f  the  tbd, w h ich  h as  th e  effec t 
o f  d ra w in g  th e  d ash ed  an d  b o ld  lin es  in  fig u re  4 .4 , c lo se r to  th e  ra w  d ata  
ex trap o la tio n . I t a lso  re su lts  in  a  re d u c tio n  in  the gap  b e tw een  the  63%  and  the 
lo w  p e rcen tile  tbd, w h ich  ca u ses  th e  0.01%  fit to  be  d raw n  c lo se r to  th e  ra w  data. 
T h e  re su lt o f  such  u n c e rta in  re lia b ility  p ro jec tio n s  m ak es  th em  essen tia lly  
m ean in g less , as  w e  w ill ca lc u la te  g o o d  re liab ility  fo r the  p m o s s tructu res, even  
th o u g h  th ey  h av e  lo w er tbd th a n  th e  n m os sam ples d u rin g  h ig h -fie ld  
m easu rem en ts . T h e  re su lts  o f  th e  s tu d y  d em o n stra te  this. F ig u re  4.17  show s the 
m ax im u m  o p era tin g  v o ltag e  fo r a ll n m o s an d  pm os sam ples. W hile  the  nm os 
sam p les  su ffe r d eg rad ed  re lia b ility  a t e lev a ted  tem p era tu re  as ex p ected , pm os 
sam p les  g a in  re liab ility  w h ic h  is d u e  to  fav o rab le  sca ling  th a t co m es w ith  a h ig h
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(3. N o te  th a t th e  ex trac tio n  o f  m ax im u m  o p era tin g  v o ltag e  ca rrie s  an  e rro r o f  
~ 0 .2 V , b u t ev en  w ith  such  an  e rro r bar, th e  tren d  is v isib le .
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Figure 4.17 The 10 year max operating voltage vs. temperature for all oxide recipes. Pmos 
structures show an overall rise in reliability at higher temperatures, where nmos lose reliability. 
This discrepancy is most likely due to inaccurately detecting breakdown events in the pmos 
structures.
4 .5.2  I n te r d e p e n d e n c e  o f  T e m p e r a tu r e  a n d  V o lta g e  D u r in g  S tre s s
T h e  tra p  g e n e ra tio n  p ro cess  is b eco m in g  m o re  w id e ly  a ttrib u ted  to  p ro c e sse s  tha t 
in c lu d e  th e  b re a k in g  o f  S i- 0  b o n d s16, an d  in  e lec trica l s tress  m easu rem en ts  th is  is 
a ttr ib u te d  to  th e  e lec tric  fie ld  ac ro ss  th e  ox ide, e ith e r d irec tly  o r  b y  a  m u lti-s tep  
p ro cess . W h a t is o ften  o v erlo o k ed  is th e  fac t th a t tem p era tu re  can  a lso  ass is t in 
th e  b o n d  b re a k in g  p ro cess  an d  ev en  th o u g h  th e  b o n d  en e rg y  o f  a  S i-O  b o n d  is 
a ro u n d  8eV , th e  d ec rea sed  b re ak d o w n  tim es at e lev a ted  tem p e ra tu re  are  an  
in d ica tio n  o f  th e  th e rm a l con tribu tion .
T o  d a te , little  w o rk  h as  b ee n  ca rried  o u t o n  th e  re la tio n sh ip  b e tw e en  th e  stress 
v o ltag e  an d  th e  tem p era tu re , an d  h o w  th e  tw o  a re  in te rre la ted .
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T o o b serv e  the  re la tio n sh ip  b e tw een  th e  tw o , w e  to o k  a  fix ed  b reak d o w n  tim e o f  
10 seco n d s, a t a  n u m b er o f  d iffe ren t s tre ss  tem p era tu res , and  p lo tted  the  vo ltage  
req u ired  to  ach iev e  th is  b reak d o w n  tim e , w h ic h  w a s  acq u ired  fro m  the  fit.
A  sam p le  p lo t is sh o w n  in  fig u re  4.18  an d  a  g o o d  lin ear fit is o b ta in ed  b etw een  
th e  tw o  q u an tities . S im ila r lin earity  is  fo u n d  fo r  all sam p les  investigated .
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Figure 4.18: Stress voltage required to attain a fixed breakdown time o f lOsec at a variety of 
different stress temperatures. The linear relationship suggests the two quantities can be used 
interchangeably in a constant voltage stress.
T he slope  o f  the  fit is ap p ro x im a te ly  400  fo r  a ll sam ples. T he s ig n ifican ce  o f  the 
lin earity  is th a t in c reas in g  th e  s tress  tem p e ra tu re  by  400K  is d irec tly  eq u iv a len t 
to  ra is in g  th e  stress  v o ltag e  by  IV , o r  b ec au se  th e  v o ltag es  u sed  are m u ch  sm alle r 
th an  th is, an  in c rease  o f  0.1 V  is  th e  sam e as  a  40K  tem p era tu re  increase . So the  
sam e tbd ca n  b e  ach ie v ed  a t say  400K  an d  2 .72V  as fo r 300K  and  2 .97V. T his 
co rre la tio n  w o u ld  su g g est th a t trap s  a re  g en e ra ted  by  th e  sam e m ean s fo r 
e lec trica l s tress  as fo r th e rm a l s tress , an d  fu r th e r  s tren g th en s  the  th e rm o -ch em ica l 
m o d e l17.
K n o w in g  the  co n stan t by  w h ic h  th e  tw o  a re  re la ted  co u ld  th en  a llo w  the  life tim e 
o f  d ev ices  th a t a re  to  be  o p e ra ted  a t e lev a ted  tem p era tu res  to  be tes ted  a t room  
tem p era tu re . F o r ex am p le , i f  th e se  d ev ice s  w e re  req u ired  to  opera te  at a 
tem p era tu re  o f  600K , o n e  co u ld  s im p ly  s tress  th e  d ev ices  a t a m o d est 400K,
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w h ile  in c reas in g  th e  s tress  v o ltag e  by  0 .5V , th ereb y  sim u la tin g  th e  h ig h e r 
tem p era tu re .
O n  ex am in in g  d a ta  fo r  co n v en tio n a l S i0 2 d ie lec tr ic  layers, th e  tem p era tu re /s tre ss  
v o ltag e  re la tio n sh ip  is  fo u n d  to  be  ~ 200K /V 18. T h is  im p lies  th a t th e  S iO N  layers  
in  th is  s tudy  h av e  a b o u t d o u b le  th e  th e rm a l s tren g th  o f  co n v en tio n a l lay e rs  and  
sh o u ld  th e re b y  b e  m o re  su ited  to  h ig h e r tem p era tu re  opera tio n .
T h e  fa c t th a t a  lin ea r re la tio n sh ip  ex is ts  a llo w s a  n o rm a lisa tio n  o f  d a ta  co llec ted  
a t a  n u m b er o f  s tre ss  tem p e ra tu re s  to  one  re fe ren ce  tem p era tu re , in  the sam e  w ay  
th a t d a ta  fo r d iffe re n t a re a  d ev ices  is o ften  n o rm alised  to  a  re fe ren ce  area . T h is  is 
illu s tra ted  in  fig u re  4.19  w h e re  a  se t o f  d a ta  su ch  as th a t in  fig u re  4.12  is 
n o rm a lised  to  100°C ( 373K ).T h is  ap p ro ach  is on ly  u se fu l in  a  tem p era tu re  range 
w h ere  th e  ch a n g e  in  y  w ith  tem p era tu re  is sm all.
Voltage (V)
Figure 4.19: The W data for temperatures from 20-200°C (293-473K) normalised to 100°C using 
a V/T constant o f  400°C/V
T h e ‘e q u iv a le n t v o lta g e ’ can  b e  ca lcu la ted  fo r  any  v o ltag e /tem p era tu re  (w h ere  
8y/8t is  sm all) co m b in a tio n  b y  u s in g  eq u a tio n  4.2  b e lo w , w h e re  V act is th e  ac tu a l 
stress  v o ltag e  u sed , Tact is th e  ac tu a l tem p era tu re  u sed , an d  Tn0rm is  the  
tem p era tu re  w e  w ish  to  n o rm a lise  to , w ith  a  th e  V /T  co n stan t.
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T h is  m eth o d  o f  ch arac te ris in g  the  th e rm a l b eh a v io u r o f  o x id e  lay ers cou ld  prove 
u se fu l to  industry  as d o w n sca lin g  co n tin u es  an d  te m p e ra tu re  e ffec ts  con tinue to 
be  an  issue.
W e can  use the  k n o w led g e  th a t s tress  v o ltag e  and  stress  tem p e ra tu re  are d irectly  
e q u iv a le n t and  app ly  it to  the  d a ta  sh o w n  in fig u re  4 . 14 . I f  w e co n v ert the 
tem p e ra tu re  d a ta  to  eq u iv a len t v o ltag e , w e  see th a t th e  tem p e ra tu re  dependen t 
tem p e ra tu re  acce le ra tio n  o f  fig u re  4.14  is d irec tly  e q u iv a le n t to  vo ltage 
d ep e n d en t v o ltag e  acce lera tio n . T h is  su p p o rts  the  m o d el p ro p o se d  by W u e t a l15, 
b y  a llo w in g  th e  lo w  v o ltag e  ran g e  to  b e  p ro b e d  w ith in  an  accep tab le  tim escale , 
b y  in c reas in g  th e  tem p era tu re  o f  the  stress.
4.6 P rog ressive  B reakdow n  an d  Device F u n c tio n a lity
4 .6.1 P ro g re s s iv e  W e a ro u t
T h e  m ajo rity  o f  lite ra tu re  on  the  to p ic  o f  d ie lec tric  b re a k d o w n  is b ased  on  the 
b eh a v io u r o f  th e  d ev ices  in  c ap ac ito r te s t s tru c tu res . In  th e  p ast, th is  h as  been  an 
e ffec tiv e  w ay  o f  s tu d y in g  them , as a h a rd  b reak d o w n  ev e n t su ffe red  in  a th ick- 
d ie lec tr ic , la rg e  a rea  ca p ac ito r e ssen tia lly  d es tro y s  th e  la y e r’s insu lating  
p ro p e rtie s . T h is  b reak d o w n  re su lts  in  the  cu rren t su b seq u e n tly  ris ing  by  10’s o f  
m illiam p s  in  som e cases. It is c le a r  th a t on ly  a tran s is to r o f  very  large  a rea  could  
c o n tin u e  to  fu n c tio n  a f te r  h av in g  u n d erg o n e  su ch  a  ga te  o x id e  fa ilu re , since w hen  
a  g a te  v o ltag e  is ap p lied , m o st ca rrie rs  w o u ld  be  lo st to  th e  gate  and  so the 
fo rm a tio n  o f  a co n d u c tiv e  ch an n e l b e tw e en  sou rce  and  d ra in  w o u ld  be  un likely . 
H o w e v e r, m ore  recen tly , as th is  w o rk  and  th a t  o f  o th e rs  h as  sh o w n 19, 
ex p e rim en ta l m easu rem en ts  are m ad e  at stress c o n d itio n s  w h ere  b reakdow n  
sh o w s a  m ore p ro g ress iv e  n a tu re , and  th e  cu rren t a t b re ak d o w n  rises  m ore 
s lo w ly . T h is g ives rise  to  th e  id ea  th a t i f  the  cu rren t in c reases  slow ly  afte r
b re ak d o w n  a t s tress  fie ld s  o f  ty p ic a lly  20M V /cm  th en  it w o u ld  b e  ex p ec ted  to 
r ise  m u ch  m o re  slow ly  a t ty p ica l o p e ra tin g  fie ld s  o f  (6M V /cm ) and  d ev ices  cou ld  
p o ss ib ly  co n tin u e  to  fu n c tio n , d e sp ite  h av in g  su ffe red  an  o x id e  b reak d o w n .
W e h av e  ca rried  o u t b re ak d o w n  m easu rem en ts  and  an a ly sed  the p o s t b reak d o w n  
ch a rac te ris tic s  o f  c ap ac ito r d ev ice s  an d  co n tin u ed  the  an a ly sis  to  ob serv e  the 
e ffec ts  o f  b re ak d o w n  on  real F E T  d ev ice s . T h is  w o rk  d em o n stra te s  the  ab ility  o f  
som e F E T s to  fu n c tio n  as sw itch es  e v e n  a f te r  th ey  have u n d erg o n e  b reakdow n . 
F o r th e se  ex p e rim en ts  the  ca p ac ito rs  u n d e rw en t co n stan t v o ltag e  stress, and  the 
tim es  to  b re ak d o w n  w ere  re c o rd e d  as n o rm al. T h en  the stress  w as a llo w ed  to 
co n tin u e  a f te r  o x id e  b re ak d o w n  u n til su ch  a  tim e as the  cu rren t h ad  risen  by 
100 |j.A fro m  th a t a t the  m o m en t b efo re  b reak d o w n , and  th e  tim e fo r the cu rren t to 
g ro w  to th is  lev e l (tioo^A) w as reco rd e d . T h is is illu s tra ted  in  figu re  4.20.
Time
Figure 4.20. l-t trace for a 1.44nm oxide at 2.8V stress voltage. tmouA is defined as the time taken for the gate 
current to grow by 100pA from the value recorded at the instant before breakdown.
I t is fo u n d  th a t th e  tim e  fo r  th e  c u rre n t to  reach  th is  leve l is a lso  W eibu ll 
d is trib u ted  w ith  a  W eib u ll s lo p e  th a t is g en e ra lly  h ig h er th an  the  co rresp o n d in g  
tbd slope, T h is  ag rees  w ith  p re v io u s  re su lts  su ggesting  h ig h  W eibu ll s lopes are 
asso c ia te d  w ith  p ro g ress iv e  w e a ro u t. T h is  lo w er statis tica l sp read  suggests  tha t 
c u rren t in c rease  fo llo w in g  th e  in itia l b reak d o w n  is no  lo n g er so le ly  d e term in ed  
b y  trap  g en e ra tio n  a t ra n d o m  lo ca tio n s  w ith in  the o x id e  an d  th a t the  m ore
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p re d ic tab le  g ro w th  o f  the  ex is tin g  b re ak d o w n  p a th  is  th e  p rim ary  m e th o d  by 
w h ic h  th e  c u rre n t increases.
4 .6.2 F a c to r s  A ffe c tin g  P ro g re s s iv e  B re a k d o w n
T h e  p h e n o m e n o n  o f  p ro g ress iv e  b re ak d o w n  is  v o ltag e  d ep e n d en t w ith  an  av erag e  
v o ltag e  a c ce le ra tio n  o f  ab o u t 5.5 d ec ad es  /  IV  fo r all sam p les  in v es tig a ted , 
in d e p e n d e n t o f  th ick n ess  an d  n itro g en  co n cen tra tio n . T h a t is, fo r  a  re d u c tio n  in  
s tre ss  v o ltag e  o f  IV , the  tioouA w ill b e  in c re a se d  by  5.5 o rd e rs  o f  m ag n itu d e . T h is  
v a lu e  is  c o m p a rab le  w ith  lo w  v o ltag e  a c ce le ra tio n  v a lu es  a tta in ed  in  th e  ea rlie r 
re lia b ility  s tu d y  p ro v in g  on ce  aga in , th a t the  v a lu es  o b ta in ed  w ere  a  m easu re  o f  
p ro g re ss iv e  w e a r-o u t v o ltag e  acce le ra tio n  an d  n o t th a t a sso c ia te d  w ith  trap  
g en e ra tio n .
F ig u re  4.21  sh o w s a  sam p le  o f  s tress  v o ltag e  a g a in s t tioo^A fo r  o n e  o x id e  re c ip e  at 
d iffe ren t tem p era tu res . I t h as  a lread y  b ee n  rep o rted  th a t tem p e ra tu re  cau ses 
a c ce le ra tio n  o f  o x id e  b re ak d o w n 14, and  fro m  fig u re  4.21 it is c lea r th a t it a lso  
ca u ses  an  a c ce le ra tio n  o f  the  g ro w th  o f  th e  b re ak d o w n  path . F o r th e  o x id e  sh o w n  
in  fig u re  4.21  a t  150°C  and  2 .6V , th e  tioouA is o f  th e  o rd e r o f  4  seco n d s. T h e  tbd 
fo r th is  d ie le c tr ic  rec ip e  u n d er th e  sam e co n d itio n s  is 6.7  seconds.
v g (V)
Figure 4.21 Time for the current path to allow 100|aA leakage vs. Gate Voltage for one oxide recipe at 
different temperatures. Temperature has a large effect on growth of the conduction path after 
breakdown.
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I f  u sing  th is  d a ta , w e  th e n  m ak e  an  ex tra p o la tio n  b ac k  to  the  low  fie ld  range, and  
use  th e  a rea  an d  p e rcen tile  sca lin g  ru le s  to  g iv e  an  industria l re liab ility  
sp ec ifica tio n , ta k in g  an  o p era tin g  v o ltag e  o f  0 .8V , w e g e t a  tbd o f  1.3x l 08s (over 
4 years), an d  a  tioouA o f  l x l 08s (n early  3.2  y e a rs ) . F ro m  th is  ana lysis  it is c lea r 
th a t i f  M O S F E T s co u ld  co n tin u e  to  fu n c tio n  a f te r  a  gate  d ie lec tric  b reak d o w n  
w ith  the  g a te  cu rren t rem a in in g  m o d est, th e n  so m e  o f  th is  post b reak d o w n  tim e 
cou ld  be  ad d ed  to  a  re liab ility  p ro jec tio n  fo r  th e  d ev ice , in d ica tin g  th a t ga te  ox ide 
fa ilu re  is n ’t  as m u c h  o f  a  th rea t to  re lia b ility  a s  it m ig h t in itia lly  appear.
I t can  be co n c lu d e d  th a t the p ro g re ss iv e  b re a k d o w n  tim e is d ep en d en t on  
tem p era tu re , a n d  th e  e ffec t o f  e lev a ted  s tre ss  tem p e ra tu re  is very  s im ila r in  the 
p re -b reak d o w n  an d  p o s t-b re ak d o w n  reg im es.
S how n in  fig u re  4.22  is the  re sp o n se  o f  all o x id e  rec ip es  to  v aried  stress 
tem p era tu re . T h e  s tre ss  tem p era tu re  a ffec ts  th e  tioouA b y  red u cin g  it by  ab o u t one 
o rd e r o f  m ag n itu d e  fo r ev ery  100°C in c re a se , to  a  f irs t ap p ro x im atio n . A n  o rder 
o f  m ag n itu d e  a t  o p e ra tin g  v o ltag e  re p resen ts  an  in c rease  in  life tim e o f  p e rh ap s  a  
few  y ears , an d  th u s  k ee p in g  the  tem p e ra tu re  lo w  can  fu r th e r s low  th e  p ro g ressiv e  
b reakdow n .
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Figure 4.22 Effect o f  elevated temperature on t^ iA . An increase o f approximately 100°C 
in stress results in an order o f  magnitude reduction in tioouA- Open symbols are for nmos 
devices, closed symbols for pmos. Thicknesses are EOT.
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W e hav e  sh o w n  th a t tioonA is re la ted  to  stress  v o ltag e  an d  tem p era tu re , tw o  
fac to rs  w h ich  a lso  a ffe c t to  tbd. I t fo llo w s th en  th a t tbd and  tioonA sh o u ld  b e  re la ted . 
T h e  tioonA w a s  fo u n d  to  co rre la te  w ith  th e  tbd in  th a t an  in c rease  in  tbd o f  1 d ecad e , 
co rre sp o n d s  to  a n  in c re a se  in  tioonA ° f  ap p ro x im a te ly  0.7  d ecad es , a t a ll v o ltag es  
an d  tem p e ra tu re s  in v es tig a ted .
F ig u re  4.23 sh o w s th e  co rre la tio n  b e tw e en  tbd an d  tioonA- T h is  p lo t in c lu d es  all 
d a ta  fo r a  n u m b e r o f  w a fe rs  a t v a rio u s  stress  v o ltag es  an d  tem p era tu res , and  
sh o w s th a t in  g e n e ra l a  lo n g  tbd lead s  to  a  lo n g er tioonA- T h ese  re su lts  in d ica te  th a t 
a  d ev ice  su b jec ted  to  s tress  co n d itio n s  w h ich  cau se  a  sh o rt tbd, w ill su ffe r  an  
acce le ra ted  p o s t-b re a k d o w n  cu rren t rise , and  v ice  v ersa . In  su m m ary , th e  tioo^A is 
acce le ra ted  b y  s tre ss  v o ltag e  and  stress  tem p era tu re , in  a  s im ila r m a n n e r  to  tbd 
an d  ca n  be  co rre la te d  to  tbd-
Ws)
Figure 4.23. The tioo^ A is dependent on tbd- Data was collected on a number of wafers at various 
stress temperatures and voltage combinations that lead to a range of tbd values.
4 .6.3 F E T  O p e r a t io n  in  th e  P ro g re s s iv e  P h a s e
T o  ev a lu a te  th e  fu n c tio n a lity  o f  n -M O S F E T S  afte r ga te  ox ide b reak d o w n , 
d ev ices  o f  v a r io u s  ch a n n e l len g th s  an d  w id th s w e re  stud ied . T he d ev ice s  w ere  
fa b rica ted  o n  th e  sam e w a fe rs  as th e  cap acito rs  d iscu ssed  in  th e  p re v io u s  sec tion .
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T h e  d ev ices  h ad  ch an n el len g th s  b e tw e en  0.11 jam an d  0.25  |j.m and  w id th s from  
0 .4 n m  to 10(.im. T h e  stu d y  co n sis ted  o f  acq u irin g  a  se t o f  ch a rac te ris tic  IdVd 
cu rv es  at a  varie ty  o f  g a te  v o ltag es  and  ex am in in g  th e  ra tio  o f  o n -s ta te  and  off- 
s ta te  cu rren ts  as a fu n c tio n  o f  d ie lec tr ic  deg rad atio n .
T h e  o n -s ta te  cu rren t is th e  d ra in  cu rren t (Id) w ith  a  d ra in -so u rc e  vo ltage  (VdS) 
eq u a l to  4  tim es th e  th re sh o ld  v o ltag e  (~ 0 .3V  fo r th e se  d ev ice s) and  the  sam e 
v o ltag e  ap p lied  to  th e  g a te . T h e  o ff-s ta te  cu rren t is (Id) w ith  (VdS) eq u a l to  4 tim es 
th e  th resh o ld  v o ltag e  an d  gate  v o ltag e  =  0 . T y p ica l p ro f ile s  o f  Id as a  fu n c tio n  o f  
Vds fo r  o n -sta te  and  o ff-s ta te  g a te  v o ltag es  are  illu s tra te d  in  fig  4 .2 4 . T he ra tio  o f  
Ion/Ioff sh o u ld  be at leas t 15-20  p e r  m ic ro n  ch a n n e l le n g th  to  ensu re  accu ra te  
s ig n a l tran sfe r in  an  o p e ra tio n a l device .
Vds(A)
Figure 4.24 I0I1 is defined as Ids with Vds and Vg set at 4 times the threshold voltage. I0fr is 
Ids with Vds set at 4 times the threshold voltage and Vg set at zero.
A fte r  acq u irin g  the  p a ra m e te rs  Ion an d  I0ff fro m  the  c u rv es  m en tio n ed  above , the 
g a te  o x id e  w as s tressed  a t h ig h  field . T he stress  w a s  in te rru p te d  and  th e  sam e 
p a ram e te rs  w ere  n o ted  ag a in . T h e  p aram eters  w e re  re -m easu red  a t the  in stan t o f  
o x id e  b reak d o w n  an d  re p ea ted ly  a fte r b reak d o w n . It w a s  fo u n d  tha t in  general, 
p e rfo rm an c e  a t tioonA w as  v ery  sim ila r to  p e rfo rm an c e  a t b reak d o w n  fo r large 
ch an n e l w id th  d ev ices , so  it w as  d ec id ed  to  co n tin u e  th e  stress  un til m u ltip le
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b reak d o w n s had  o ccu rred . T h e  W W  ra tio  fo r a  L = 0 .2 5 (.im W =l()(.im  d ev ice  is 
sh o w n  in  fig u re  4 .25 , a lo n g s id e  th e  I-t tra c e  fo r the  stress  at 2 .9V.
T h e  firs t p o in t to  n o te  is th a t  d u rin g  th e  in itia l stress, b o th  Ion and  I0ff are seen  to  
rise  s tead ily  by  a  sm all am o u n t. T h is  is a ttrib u ted  to  p o s itiv e  charge trap p in g  at 
th e  S iO N /S i in te rface , a ttra c tin g  ca rrie rs  to  th e  ch an n el. T h e  e ffec t is m ore 
p ro n o u n c ed  fo r sh o rt ch a n n e l d ev ice s . T he cu rren t ra tio  co n tin u es  to  rise  very  
s lo w ly  u n til a b reak d o w n  ev e n t o cc u rs  w h en  b o th  Ion and  I0ff in  som e cases are 
a lte red . T h e  u su a l re su lt is a  lo w e rin g  o f  th e  Ion/Ioff ra tio , d eg rad in g  tran sis to r 
p erfo rm an ce . W e see an  in itia l r ise  in  th e  ra tio  (Ion/ioff); an d  th en  it s tab ilises, 
ev e n  th o u g h  gate  o x id e  b re a k d o w n s  h av e  occu rred  (a t ~  80s and  600s). T he 
re aso n  fo r  th is  lies in  th e  lo ca lised  n a tu re  o f  th e  b reak d o w n  path , and  is 
il lu s tra ted  in  fig u re  4 .2 6 .
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Figure 4.25 Variation o f I0n/I0ff with gate current during a constant voltage stress. Soft 
breakdown events do not affect the switching capabilities o f  FETs with a large channel 
width.
T h o u g h  th e  g a te  cu rren t r ise s  a f te r  a  b reak d o w n  even t (f ig u re  4.25  a t -  80s and  
600 s), so m etim es b y  u p  to  a n  o rd e r  o f  m ag n itu d e , the  rise  is a  lo ca lised  effect, 
an d  on ly  in h ib its  tra n s is to r  p e rfo rm an c e  in  the  re g io n  o f  th e  b reak d o w n  path . 
C o n d u c tio n  fro m  so u rce  to  d ra in  in  th e  on -sta te  is s till p o ss ib le  in  the  shaded  
a reas  in  the  d iag ram , as an  in v e rs io n  lay er can  be m ain ta in ed . E v en tu a lly  h ard  
b re ak d o w n  o ccu rs , an d  th e  in v e rs io n  ch an n e l can n o t be  m ain ta in ed . T his leads to
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a  d ra m a tic  re d u c tio n  in  th e  Ion/I0fr ra tio , and  ren d e rs  th e  tra n s is to r  d y sfu n c tio n a l 
as  a  d ig ita l sw itch . A s ch an n el w id th  is  red u ced , a  s ing le  o x id e  b re ak d o w n  can  
h av e  g ra v e  co n seq u en ces  fo r tran s is to r o p era tio n . T h is  is  sh o w n  in  fig u re  4.27 
w h e re  Ion/Ioff a f te r  a  sing le  o x id e  b reak d o w n , is co m p ared  w ith  Ion/Ioff fo r a  fresh  
sam p le , a t v a rio u s  ch an n e l w id ths.
A s th e  ch a n n e l w id th  is red u ced , th e  b reak d o w n  p a th  a ffec ts  a  h ig h e r  frac tio n  o f  
th e  ch a n n e l a rea  u n til th e  ch an n el w id th  is in  th e  su b -m ic ro n  re g im e , w h en  a 
s in g le  b re a k d o w n  b eco m es fa ta l fo r  th e  dev ice .
Figure 4.26 Large aspect ratio devices are essentially unaffected by a gate oxide 
breakdown that occurs in the channel, as the breakdown is localized event, and an 
inversion channel can be maintained across the majority o f  the device.
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Figure 4.27 Ion/I0ff at various channel widths before and after breakdown (where 
breakdown is defined as a large current jump). At low widths, the breakdown path affects 
a large fraction o f the area, thus an inversion layer cannot be maintained
T h e  fa c t  th a t  a  s in g le  b re ak d o w n  ca n  h av e  ca ta stro p h ic  e ffec ts  a t w id th s  o f  the 
o rd e r  o f  1 (j.m, su g g ests  th a t th e  a rea  a ffec ted  by a  b re ak d o w n  is m u c h  la rg e r th an
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o n ce  assu m ed  w h ich  is in  ag reem en t w ith  th e  re su lts  o f  C es te r e t a l20. T h e  spatial 
lo ca tio n  o f  th e  b re ak d o w n  p a th  is v e ry  im p o rtan t in  d e te rm in in g  h o w  th e  dev ice  
w ill behave . O b v io u sly  d eg rad a tio n  in  th e  Ion/Ioff ra tio  can  be  cau sed  by  a  rise  in  
I0ff o r  a  d ro p  in  Ion. T h e  d e te rm in in g  fa c to r  th a t cau ses  th e  d eg rad a tio n  is based  
o n  th e  lo ca tio n  o f  th e  b re ak d o w n  p a th  b e tw e e n  th e  so u rce  an d  drain .
It has b een  s h o w n 21 th a t th e  lo ca tio n  c a n  b e  d e te rm in e d  fro m  the equa tion ,
I s
i  T T  E q 4 3J D ^  1 S
X =
w h ere  0 <  x  >  1 , w ith  x  in d ica tiv e  o f, b u t n o t eq u a l to , the  p o s itio n  o f  the 
b re ak d o w n  b e tw een  so u rce  an d  d ra in , x  =  0 co rre sp o n d s  to  a b reak d o w n  in  the 
sou rce , x  =  1 co rre sp o n d s  to  a  b re ak d o w n  in  th e  d ra in , an d  0< x > l co rresp o n d s to  
a  ch an n el b reak d o w n .
T h e  1st case, a b re ak d o w n  in  th e  so u rce , h a s  n o  a ffec t o n  th e  o ff-s ta te  cu rren t, bu t 
o n -sta te  cu rren t is s ig n ifican tly  lo w er a s  c a rrie rs  ex itin g  th e  source , a ttrac ted  by  
th e  d ra in  vo ltag e , a re  a lso  a ttra c ted  b y  th e  g a te  v o ltag e  th ro u g h  th e  n ea r-o h m ic  
co n tac t w ith  th e  gate , th u s  lo w erin g  th e  m easu red  d ra in  cu rren t. A n  ex am p le  o f  a 
so u rce  b reak d o w n  is sh o w n  in  fig u re  4 .28 .
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Figure 4.28 The effect o f  a gate-source breakdown on Ion & I0ff for a W =0.1 (am x L=0.4(.un 
device
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T he seco n d  case , illu s tra te d  in  figu re  4.29  is a  g ate  to  d ra in  b reak d o w n . In  th is  
case , th e  o ff-s ta te  cu rre n t w ill s ig n ifican tly  increase , as th e  d ra in  v o ltag e  a ttra c ts  
ca rrie rs  fro m  th e  g a te , w h ich  can  flo w  th ro u g h  th e  b reak d o w n  p a th  an d  be 
d e tec ted  as a  d ra in  cu rren t. T h e  cu rren t is m u ch  la rg e r as the  flo w  th ro u g h  th e  
n ea rly  O h m ic  b re ak d o w n  path , g rea tly  o u tw eig h s th e  co n trib u tio n  fro m  th e  
d ra in -su b stra te  re v e rse  b ia s  pn-j unction . In  the  o n -s ta te , the  ap p lica tio n  o f  a 
v o ltag e  to  the  g a te  re su lts  in  zero  p o ten tia l d iffe ren ce  b e tw e en  th e  gate  an d  d ra in , 
so  th e  g a te -d ra in  c u rre n t stops. T hus th e  tran sis to r b eh av es  as i f  th ere  w ere  no 
b reak d o w n  an d  Ion sh o u ld  n o t be a ffec ted .
Tim e (s)
Figure 4.29 The effect o f  a gate -drain breakdown on Ion&IofT
T h e  fin a l ca se  is  a  g a te - to -ch an n e l b reak d o w n . T h e  o ff-cu rren t in  th is  ca se  is 
d ep e n d en t o n  b re a k d o w n  location . T he c lo se r the b re ak d o w n  p a th  is to  th e  d ra in , 
th e  la rg e r th e  o ff -cu rren t. T h is  is b ecau se  o f  p a ras itic  b ip o la r b eh a v io u r b e tw e en  
th e  gate , su b stra te  an d  d ra in . I f  th e  b reak d o w n  is c lo se  to  th e  d rain , e le c tro n s  
h av e  to  trav e l o n ly  a  sm all d is tan ce  th ro u g h  th e  su b stra te  an d  have  a  h ig h e r 
p ro b ab ility  o f  b e in g  d e tec ted , th an  i f  the  b re ak d o w n  p a th  w as  fa r from  th e  d ra in . 
T h is  e ffec t is sh o w n  in  fig u re  4 .30 , w h ere  th e  ra tio  o f  I0ff befo re  an d  a f te r  
b re ak d o w n  is p lo tte d  ag a in s t b reak d o w n  location . B reak d o w n s in  o r n e a r  th e  
so u rce  cau se  a lm o s t n o  in c re a se  in  I0ff as ex p ected , b u t sh o w  a  d ec rease  in  Ion. 
C h an n e l b re ak d o w n s  sh o w  b o th  p a ram ete rs  a re  a ffec ted , an d  a  d ra in  b re ak d o w n  
sh o w s an  in c rease  in  I0ff.
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Figure 4.30. The ratio o f I0ff after and before breakdown, and also Ion after and before 
breakdown , as a function o f  relative breakdown position. Location x = 0 corresponds to a 
source breakdown, x = 1 corresponds to a drain breakdown.
F o r a ch an n el b reak d o w n , th e  o n -cu rren t re d u c tio n  is  d ep en d en t on  ch an n el 
w id th , as  d iscu ssed  ea rlie r. I f  th e  ch an n e l w id th  is su ffic ie n t, an  in v e rs io n  lay er 
c a n  b e  m a in ta in ed  aw ay  fro m  th e  b re ak d o w n  p a th  a n d  th e  d ev ice  can  co n tin u e  to 
fu n c tio n , w ith  on ly  a  s lig h t re d u c tio n  in  Ion. F o r  sm all w id th  dev ices, I0n is 
re d u ced  s ign ifican tly . T hus, th e  a sp ec t ra tio , an d  b re ak d o w n  location  all a ffec t 
th e  p o s t-b reak d o w n  b eh a v io u r w h e n  a  g a te -ch an n e l b re a k d o w n  occurs.
G en era lly , w e co u ld  n o t fin d  an y  ev id en ce  th a t d e v ice  o p e ra tio n  w as s ig n ifican tly  
d iffe ren t a t tioonA th an  a t tbd fo r an y  o f  the  a reas  s tu d ied . In  dev ices w ith  w ide 
ch an n e ls , m u ltip le  b re ak d o w n s  are  req u ired  to  ca u se  an y  d eg rad a tio n  in  d ev ice  
p erfo rm an ce . In  n a rro w  ch an n e l d ev ices , a s in g le  b re a k d o w n  is en o u g h  to  cause  
ca ta s tro p h ic  fa ilu re  o f  th e  d ev ice  b e fo re  it g e ts  to  tioonA an d  any  fu rth e r 
p ro g re ss io n  o f  the  b re ak d o w n  is  fo u n d  to  m ak e  v ery  litt le  d iffe ren ce  to  Ion and
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4.7 Impact of breakdown on circuit operation
I f  w e tak e  the  ra th e r s im p le  case  o f  a  C M O S  N A N D  gate  sh o w n  in  fig u re  4 .3 122, 
an d  ex am in e  the  im p ac t o f  a  g a te  o x id e  b reak d o w n  at v a rio u s lo ca tio n s in  a  
p a rtic u la r  F E T , w e see  th a t d iffe re n t lo ca tio n s  w ill hav e  d iffe ren t e ffec ts  on  the  
lo g ic  o pera tion .
Figure 4.31. A CMOS NAND gate, constituting 4 MOSFETS. A gate oxide breakdown in 
any o f the FETs could cause erroneous outputs from the device.
In th is  c ircu it th e  u p p e r tw o  F E T s  are  n o rm ally  o n  p -F E T s, an d  th e  lo w er tw o  are  
n o rm a lly  o f f  n -F E T s. T h u s , o n ly  i f  a  v o ltag e  is ap p lied  to  in p u ts  A  and  B w ill the 
c irc u it be  g ro u n d ed  g iv in g  a  ze ro  o u tp u t a t V out- H ow ever, in  the  case  o f  a  g ate  
o x id e  b reak d o w n  in  th e  so u rce  o f  the  lo w erm o st F E T , in p u t A  w ill be co nstan tly  
co n n e c ted  to  g round , m ean in g  th a t V out w ill be + 5V  no m atte r w h a t co m b in a tio n  
o f  in p u ts  a re  used . In  th e  case  o f  a  d ra in  b reak d o w n , i f  b o th  A  and  B  inpu ts are 
co n n ec ted , A  is co n n e c ted  d irec tly  to  V out, b u t as sh o w n  earlier, an  in v ersio n  
ch an n e l can  be m a in ta in ed  w ith  a  d ra in  b reak d o w n , and  so the  d ev ice  w ill be  
g ro u n d ed  and  fu n c tio n  c o rrec tly  g iv in g  a  0 ou tput. H o w ev er i f  on ly  in p u t B is 
co n n ec ted , th e  in c reased  o ff -s ta te  cu rren t asso c ia ted  w ith  a  d ra in  b reak d o w n  m ay  
cau se  th e  d ev ice  to  ac t a s  i f  it is g ro u n d ed , th o u g h  th is is qu ite  specu la tive . It is 
m o re  d ifficu lt to  p re d ic t w h a t w ill h ap p e n  i f  a channel b reak d o w n  occurs, as th e
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o u tc o m e  w ill v ary  dep en d in g  on th e  b re ak d o w n  lo ca tio n  a lo n g  th e  len g th  o f  the 
d ev ice . I t is c lea r then , tha t an  o x id e  b re ak d o w n  in th is  s im p le  d ev ice  can  have 
a ffe c t the  log ic  o pera tion , and  the tru th  tab le  for the  d ev ice . B reak d o w n s in  the 
o th e r  F E T s w ill have  d iffe ren t co n se q u en ce s  a ffec tin g  th e  o u tp u t in  d iffe ren t 
w ay s. T h o u g h  the  m an ife sta tio n  o f  th ese  d ev ice  level p ro b lem s a re  im p o ssib le  to  
p re d ic t g iv en  th e  re la tiv e  co m p lex ity  o f  a  m o d ern  log ic c irc u it to  th e  o n e  w e have 
s tu d ied , it rem a in s  c lea r tha t g ate  o x id e  b reak d o w n  can  a ffec t lo g ic  functions, 
an d  th e re  is due cause  in  re search in g  n ew  dev ices and  m a te r ia ls  to  en su re  that 
o x id e  b re ak d o w n  d o esn ’t b eco m e th e  lim iting  fac to r in  the  p ro g re ss  o f  the 
sem ic o n d u c to r  in d u stiy .
4.8 S u m m ary
T h is  c h a p te r  o u tlin ed  re liab ility  co n ce rn s  fo r u ltra -th in  S iO N  lay ers . T h ere  w as 
v ery  little  d iffe ren ce  in  p erfo rm an ce  fo r sam ple  p re p a re d  in v ario u s  m anners, 
e x c e p t fo r  th e  ex p ec ted  th ick n ess  effects. In itia l re lia b ility  e s tim a tes  using  
W e ib u ll s lo p es, v o ltag e  acce le ra tio n , and  ex trap o la tio n  w ere  fo u n d  to  g ive 
u n ex p e c te d ly  h ig h  W eibu ll s lo p es and  low  acce le ra tio n  fac to rs . F irstly , the 
p o ss ib ility  o f  an  u n ex p ec ted ly  h ig h  trap  g en e ra tio n  ra te w as  in v es tig a ted , bu t this 
w as  ru le d  o u t by  ch a rg e  p u m p in g  m easu rem en ts , and  by m o n ito r in g  the  W eibu ll 
s lo p e  as a  fu n c tio n  o f  b reak d o w n  tr ig g e r curren t. T h e  v a lu es  o b ta in ed  w ere 
su b seq u e n tly  fo u n d  to  be  due to  th e  tim e  in terva l b e tw e e n  th e  fo rm a tio n  o f  a 
co n d u c tio n  path , and  a s ig n ifican t in c rease  in  ga te  cu rren t. T h e  b reak d o w n  
tr ig g e rs  u sed  w ere  w ith in  th is  tim e in te rv a l and  th u s th e  m easu red  W eib u ll slopes 
w e re  a  re fle c tio n  o f  the  g ro w th  o f  th e  co n d u c tio n  path , an d  n o t trap  g enera tion  
w ith in  the  o x id e  b efo re  b reak d o w n .
In c re a se d  tem p era tu re  w as fo u n d  to  acce le ra te  the  b re ak d o w n  s ig n ifican tly  and 
th e  m ea su re d  in c rease  in  W eib u ll s lope  fo r in c re as in g  tem p e ra tu re  w as 
in te rp re te d  once  ag a in  as being  due  to  u sin g  a  b reak d o w n  cu rren t tr ig g e r  th a t w as 
in  th e  p o s t  b reak d o w n  phase . T em p era tu re  and  v o ltag e  w ere  lin k ed  using  a 
s im p le  re la tio n sh ip , w h ereb y  in creasin g  the  tem p era tu re  o f  a  s tress  by  40K  w as
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fo u n d  to  be d irec tly  eq u iv a len t, in  te rm s  o f  b re ak d o w n  tim e, to  in creasin g  the  
vo ltag e  by  0 . 1V.
T he g ro w th  o f  ga te  cu rren t a fte r a  g a te  o x id e  b re ak d o w n  w as stu d ied  in  te rm s o f  
th e  ris in g  o f  th e  leak ag e  cu rren t to  lO O ^A , an d  th e  fac to rs  th a t acce le ra te  the  
g ro w th  o f  a  b re ak d o w n  p a th  w e re  in v es tig a ted . I t  w as fo u n d  th a t the  sam e facto rs 
th a t acce le ra te  b reak d o w n  are re sp o n sib le , i.e. tem p era tu re , and  gate vo ltage.
T he p re- an d  p o s t-b re ak d o w n  o p e ra tio n  o f  a  v a r ie ty  o f  tran sis to rs  w ith  d iffe ren t 
a reas  w as  in v estig a ted . F o r  large  a rea  d ev ice s , p ro g ress iv e  b reak d o w n  is n o t an  
issu e  as m u ltip le  b re ak d o w n  p a th s  a re  re q u ire d  to  d eg rad e  the  fu n c tio n a lity  o f  the 
dev ice . In  sm all a rea  d ev ice s , s im p ly  th e  fo rm a tio n  o f  b reak d o w n  p a th  is en o u g h  
to  d estroy  th e  dev ice , an d  th e  g ro w th  o f  th e  p a th  cau ses  no  fu rth e r degradation . 
F u rth erm o re , w e h av e  o u tlin ed  w h a t e ffec t b re ak d o w n  p a th  lo ca tio n  h as  on  Ion 
and  I0ff, w ith  b reak d o w n s a t o r  n ea r th e  so u rce  d es tro y in g  the  d ev ice  by red u cin g  
Ion, an d  b reak d o w n s a t o r  n ea r th e  d ra in  ca u s in g  an  in c rease  in  W
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C h a p t e r  5 :  E l e c t r i c a l  C h a r a c t e r i s a t i o n  o f  
H a f n i u m  S i l i c a t e  D i e l e c t r i c  L a y e r s
5.1 In tro d u c tio n
T h e search  for a  rep lacem en t d ie lec tr ic  fo r  SiC>2 is an  ac tiv e  a rea  o f  research . It 
h as  b een  sta ted  th a t th e  on ly  p ro b lem  w ith  SiC>2 is its re la tiv e ly  low -k  value , and 
th e  on ly  b en e fit o f  h ig h -k  m a te ria ls  is th e  fac t th a t the d ie lec tr ic  co n stan t is high. 
W hile  th is s ta tem en t is n o t s tric tly  co rrec t, it illu s tra te s  the p ro b lem  w ith  h igh -k  
m ateria ls . M any  m a te ria ls  have  b een  co n s id e red  th u s  fa r w ith  s ig n ifican t research  
into A I2O 3, T a iO s, TiC>2, H f0 2j an d  Z r0 2 to  n a m e  b u t a few . H ow ever, no  c lear 
can d id a te  h as  em erg ed , b ecau se , in  re p lac in g  S i02, n ew  m ateria ls  m ust m eet a 
n u m b er o f  req u irem en ts , w h ich  are  n o t easy  to  fu lfill.
T h e  a lte rn a tiv e  m ate ria l m ust be  th e rm o d y n a m ica lly  stab le  o n  the Si substra te , 
fo rm in g  a  h ig h  q u a lity  in te rface  w ith  a  lo w  in te rface  sta te  density  (idea lly  less 
th an  5x l 0 10/cm 2). O n e  o f  th e  m a jo r p ro b lem s w ith  h ig h -k  m ateria ls  is the 
fo rm a tio n  o f  a  m e ta l-o x id e /S ixO y tra n s itio n  re g io n  at th e  substra te  in terface , 
w h ich  low ers the  d ie lec tr ic  co n stan t. H o w ev er, d u e  to  the  ex ce llen t p ro p erties  o f  
th e  S i02/S i in te rface , g a te  s tack s o f  th e  fo rm  m e ta l-o x id e /S i02/S i hav e  been  
in v estig a ted , as go o d  channel m o b ility  can  b e  m a in ta in ed  w ith  such  an  in te rfa c e 1. 
T h e  m ate ria l m u st also  hav e  a  su ffic ien tly  h ig h  b arrie r to  tu n n e llin g  e lec trons, as 
leak ag e  cu rren t d ep en d s ex p o n e n tia lly  o n  th is  b a rrie r  h e igh t. T he b a rrie r h e ig h ts  
for se lec ted  m ate ria ls  ta k e n  fro m  R o b ertso n 2 a re  sh o w n  in  figu re  5 . 1. C learly , the  
m ost su itab le  m a te ria l fro m  th is  p o in t o f  v iew  is A l203j bu t it has a  d ie lec tric  
co n stan t o f  ~ 8, o n ly  tw ice  th a t o f  S i02 . So it w o u ld  be  at best, a short-term  
so lu tion .
M ateria ls  w ith  ex trem ely  h ig h  k  v a lu es  h av e  a lso  b een  ex ten siv e ly  stud ied , fo r 
exam ple  T i02 (k =  ~ 80 ) and  H f02 (k  =  ~ 30 ). H o w e v e r T i02 has d isp lay ed  very  
h ig h  leakage cu rren ts , p o o r m o b ility  an d  p ro v e s  d ifficu lt to  g row  u n ifo rm ly  , and  
H f0 2 has sh o w n  s im ila r p ro b lem s4.
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Figure 5.1. Conduction and valence band offsets for a number o f possible alternative dielectric 
materials, from Robertson1.
O th er issues w ith  m a te r ia ls  w ith  such  h ig h -k  v a lu es  in c lu d e  h ig h  in terface  trap  
d en sitie s  an d  ex c ess iv e  th re sh o ld  v o ltag e  sh ifts in  d ev ices . T he p ro b lem s w ith  
im p le m e n tin g  m eta l o x id es  as  a lte rn a tiv e  d ie lec tric s  m ean  th a t a sh o rt-te rm  
a lte rn a tiv e  m ay  be n ec essa ry . T o  th is  end , s ilica tes  are  cu rren tly  the  su b jec t o f  a 
lo t o f  re sea rc h 5. T h e se  m a te r ia ls  are a m ix tu re  o f  m eta l o x id e  w ith  S i02, w h ich  
tak e  ad v an tag e  o f  th e  p ro p e rtie s  o f  the  S iÛ 2 w h ile  b en e fitin g  from  th e  h ig h  
d ie lec tr ic  co n s tan t o f  th e  m eta l ox ide. R esu ltin g  lay ers u su a lly  h av e  a k  v a lu e  o f  
a b o u t 10-15 an d  sh o w  g o o d  s tab ility  and  lo w  d efec t d en sitie s  4. T h is  ch ap te r 
ex am in es  th e  su itab ility  o f  H fS iO N  lay ers  w ith  E O T  fro m  1.4 -2 . 1n m  as a  sh o rt­
te rm  re p la cem e n t d ie lec tr ic .
5.2 S am ple P re p a ra tio n
T h e d ev ices  u sed  fo r  th e se  ex p e rim en ts  w ere  b o th  sq u are  and  rec tan g u la r g a ted  
tran s is to rs  w ith  p o ly s ilic o n  ga tes  w ith  areas from  10'4cm 2 to  10'8 cm 2. P o ly s ilico n  
g a te s  h av e  th u s  fa r p ro v e d  in co m p atib le  w ith  m an y  h ig h -k  layers, because  o f  th e  
th e rm o d y n a m ic  in s ta b ility  th ey  show  w ith  silico n 6, fo rm in g  in te rfac ia l layers , 
h o w e v e r s ilic a te s  a re  re p o rte d  to  sh o w  b e tte r co m p a tib ility  w ith  p o ly s ilico n  
gates. T h e  d ev ice s  w e re  g ro w n  on  tes t w afers  u sed  fo r ev a lu a tin g  su b -90n m  
p ro c esse s  a t IM E C .
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T h e  w afers  w ere  p rep ared  by  ca rry in g  o u t an  IM E C  c lea n  w h ic h  leaves a  layer o f  
S i0 2. T he H fS iO  layers w ere  th en  g ro w n  u sing  M O C V D  in  a  s tan d ard  8-inch  
w a fe r  M O C V D  reac to r w ith  sh o w erh ead  at 600°C an d  7.25  T orr. Substrate 
re s is tiv ity  w as 20+4  Q cm . H a fn iu m  te tra -d ie th y la m id e  (T D E A H ) and 
tri(d im e th y lam in o )s ilan e  (T D M A S ) w e re  u sed  as p re cu rso rs , re su ltin g  in  H fS iO - 
la y e r p h y sica l th ick n esses  fro m  l.O nm  to  3 .0nm . T h en , a  p o s t  d ep o sitio n  anneal 
w a s  ca rried  o u t in  a N H 3 a tm o sp h ere  at 800°C fo r lm in . T h e  p ro cess in g  sequence 
u sed , h as  led  to th ick n esses  o f  1.38 -2.14  n m  E q u iv a len t O x id e  T h ick n ess  (EO T). 
C V  m easu rem en ts  sh o w  a  d ie lec tr ic  c o n s tan t o f  11.3 fo r  th e  layers.
A ll sam ples w ere  n -M O S F E T  s tru c tu re s  w ith  p -ty p e  su b s tra te s  and  con tacts 
m ad e  w ith  source, d ra in , g ate  an d  su b stra te . D ev ice  sizes u se d  in  experim en ts are 
d e ta iled  th ro u g h o u t the  chap ter.
5.3 R eliab ility
A n  in itia l C u rren t-V o ltag e  (I-V ) sw eep  w as p e rfo rm e d  o n  a ll th ick n esses 
in v es tig a ted  ( 1.38n m , 1 .53nm , 1.67n m , 2 . 14n m ) to  ex a m in e  th e  leak ag e  cu rren t 
th ro u g h  th e  layers, co m p ared  w ith  th a t in  co n v en tio n a l S i02 an d  S iO N  layers. 
F ig u re  5.2 show s th e  I-V  cu rv es  fo r  a  1.6nm  H fS iO N  sam p le , co m p ared  w ith  
S iO N  lay ers o f  s im ila r E O T  d iscu ssed  in  ch ap te r 4 , a n d  fo r th ick e r layers o f  
S i0 2. T h e  b en e fit o f  u s in g  H fS iO N  in  te rm s o f  leak ag e  c u rre n t is ev iden t, w ith  
m an y  o rd ers  o f  m ag n itu d e  in  leak ag e  cu rren t re d u c tio n  a t IV .
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Gate Voltage (V)
Figure 5.2. I-V curves for gate dielectric layers of varying thickness. HfSiON shows an 
improvement in leakage current over SiON o f similar EOT.
T h e  p red o m in an t cu rren t tu n n e llin g  m ech an sim  w a s  in v es tig a ted  by  p erfo rm in g  
I-V  sw eep s at h ig h -tem p era tu re . I f  d irec t tu n n e llin g  d o m in a tes , no tem p era tu re  
d ep en d en ce  shou ld  be  ev id en t. H o w e v e r i f  som e trap -a ss is te d  m eth o d  is 
co n trib u tin g  to  co n d u c tio n  (fo r ex am p le  P o o le -F ren k e l c o n d u c tio n  due to  the 
th e rm a l ex c ita tio n  o f  trap s)  th en  tem p era tu re  d ep e n d en ce  sh o u ld  be  observed . 
T h e  re su lts  in  fig u re  5.3 sh o w  th a t fo r th e  th in n es t lay ers , th e re  is no tem p era tu re  
d ep en d en ce  and  d irec t tu n n e llin g  d o m in ates . F o r th ic k e r  lay ers , the  leakage 
c u rren t is h ig h e r a t h ig h  tem p era tu res  sh o w in g  th a t trap s  a ss is ted  tu n n e llin g  is 
p re se n t in  the  co n d u c tio n  m ech an ism  ev en  b e fo re  any  s tre ss  h a s  been  app lied  to  
th e  layer.
In s tea d  o f  m ak in g  th e  m easu rem en t a t V g = 1V , th e  ch an g e  in  th resh o ld  vo ltage  
(V t) d u rin g  stress  w as  ta k e n  in to  accoun t, an d  re su lts  a re  ta k e n  at a  gate vo ltage 
su ch  th a t V g-Vt=T V , so th e  su b s tra te  is a lw ay s IV  in  accu m u la tio n  ab o v e  V t.
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Figure 5.3.Temperature dependence o f  leakage current in HfSiON layers. Thin layers show no 
temperature dependence (characteristic o f direct tunnelling) and thick layers show some 
temperature dependence indicating that traps in the layer assist the tunnelling process.
R eliab ility  w as ev a lu a ted  u s in g  acce le ra ted  life tim e co n stan t v o ltag e  stress 
m easu rem en ts  s im ila r to  th o se  d iscu ssed  in  ch ap te r 4 . A  sam p le  I- t trace  a t + 3 .3V  
fo r a  ga te  d ie lec tr ic  th ick n ess  o f  2.13  n m , w ith  channel w id th  an d  len g th  o f  10|im  
is sh o w n  in  fig u re  5 .4 . T h e  fa ll in  th e  m easu red  cu rren t fo llo w in g  th e  ap p lica tio n  
o f  th e  stress  v o ltag e  is  a ttr ib u te d  to  the  b u ild u p  o f  n eg a tiv e  ch arg e  in  the  
d ie lec tr ic  layer. In  th is  p a r tic u la r  ex am p le , b reak d o w n  o ccu rs  at a  low er cu rren t 
th an  th e  in itia l cu rren t, m ak in g  cu rren t level b reak d o w n  d e tec tio n  d ifficu lt. In  
th in n e r  d ie lec tric  lay ers , th is  in itia l decrease  in  stress cu rren t is  m uch  less 
p ro n o u n c ed  as ch a rg e  tra p p in g  h a s  a m u ch  less s ig n ifican t e ffec t. T h e  occu rrence  
o f  fea tu res  su ch  as th a t a t ~ 4 0 0 s is n o t w ell u n d ers to o d  b u t m ay  ind ica te  the  
p re sen ce  o f  a  sw itch in g  p ro c e s s  th a t  is re la ted  to  trap p in g  an d  d e-trap p in g  o f  
ch a rg e  w ith in  th e  oxide.
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Figure 5.3: An I-t trace for a 2 .13nm HfSiON layer. Negative charge-trapping causes an initial 
decrease in gate current.
A  re lia b ility  es tim ate  fo r a  1.67n m  o x id e  is sh o w  in  fig u re  5.4  by  p lo ttin g  V g vs. 
tbd. T h e  d a ta  p o in ts  in  th e  fig u re  re p re sen t rea l tbd data. U s in g  the  sam e analysis  
as  fo r  S iO N , by  sim p le  lin ear ex tra p o la tio n  an d  ap p ly in g  th e  a rea  an d  p e rcen tag e  
sc a lin g  ru les , th e  m ax im u m  o p era tin g  v o ltag e  a t the  sp ec if ic a tio n  co n d itio n  o f  10 
y e a rs  ( 3x 10 8s) life tim e, fit to  a  0 .1cm 2 a rea  (d ash ed  lin e) an d  a  0 .01% failu re  
c o n d itio n  (b o ld  line) w as  d e te rm in ed . In  th in  lay ers  ( < 1.5n m ), n o  c lea r 
b re a k d o w n  o ccu rs  and  b re ak d o w n  d e tec tio n  ag a in  p ro v e s  d ifficu lt, w ith  the  
c u rre n t rise  b e in g  p ro g ress iv e  in  n a tu re . C are m ust be  ta k e n  in  ex trac tin g  the  
c o rre c t W e ib u ll s lo p es an d  v o ltag e  acce le ra tio n  values. F ro m  fig u re  5.4  the 10- 
y e a r  m ax im u m  o p era tin g  v o ltag e  can  b e  ex trac ted  to  b e  ap p ro x im a te ly  0 .85V. 
W ith in  e rro r b ars, th is  is a lm o st th e  sam e as fo r S iO N  o f  s im ila r  E O T .
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Figure 5.4: Example o f measured tBD data for a 2.13nm HfSiON layer and extrapolation. The 
slope o f this fit is y. The dashed and bold lines are calculated for an area o f 0.1 cm2 and for 
0.1cm2 and 0.01% failure respectively. Breakdown is taken as a large current jump, such as that 
in figure 5.3 at -2000 sec.
5.3.1 W eibull Slopes
F o r a ll sam p les , the  W eib u ll s lo p es  w e re  q u ite  lo w  ( -0 .9 - 1.2 ). F o llo w in g  the 
p e rco la tio n  m o d e l7, the  th in n es t o x id e , w h ic h  h as a  p h y sica l th ick n ess  o f  abou t 
3 .6nm , sh o u ld  h av e  a  W eib u ll s lo p e  o f  ab o u t 3 as  a  ch a in  o f  - 4  trap s is n eed ed  to 
cause  b reak d o w n . T he m easu red  W e ib u ll s lo p e  h ad  a  v a lu e  o f  - 1. 12 . A  po ssib le  
ex p lan a tio n  fo r th is d isc rep an cy  is  n o w  p ro p o sed . C o n sid erin g  th e  p erco la tio n  
m o d e l, an d  k n o w in g  th a t th e  o x id e  p h y s ica l th ick n ess  is - 3.6  nm  the  fo llo w in g  
co n c lu s io n s  can  be  d raw n . T h e  tra p  d en s ity  D 0t a t w h ich  b reak d o w n  occu rs is 
W eib u ll d is tr ib u te d  w ith  a  s lope pot eq u a l to  th e  n u m b er o f  trap s  in  th e  p a th  10 as 
fo r S iO N . F o r th e  H fS iO N  o f  th ick n ess  3 .6nm , an d  assu m in g  the  sam e ‘rad iu s  o f  
c o n d u c tio n ’ fo r  a  trap  o f  0 .45n m  as  p re d ic te d  b y  th e  p e rco la tio n  m o d el, it fo llow s 
th a t 3 (p e rfec tly  a lig n ed  fro m  an o d e  to  c a th o d e ) o r m ore  likely  4 trap s  a re  needed  
to  fo rm  a  b re ak d o w n  p a th . U s in g  a  s im ila r  trap  g en e ra tio n  ra te  to  S i02 w o u ld  
lead  u s  to  b e liev e  th a t th e  W e ib u ll s lo p e  sh o u ld  b e  ab o u t 3 and  n o t 1.12 as w e 
m easu red . T h e  re aso n  fo r  th is  o n ce  ag a in  lies  in  th e  p ro b lem  w ith  d e tec tin g  the 
rea l b reak d o w n . I f  w e ch o o se  a  sm a ll cu rren t ju m p  as o u r b reak d o w n  crite rio n , it 
is p o ss ib le  th a t a  co n d u c tio n  p a th  h as  n o t o p en e d  u p  from  anode to  ca thode , b u t 
th a t a  sm all p a th  o f  tw o  o r th ree  tra p s  h a s  fo rm ed  w ith in  the  o x id e , locally
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lo w erin g  the  g ap  fo r  tu n n e llin g  ca rrie rs  an d  cau sin g  an  in c rease  in  th e  cu rren t 
m ag n itu d e  an d  n o ise . T h e  tim e  to  o b serv e  the  1st cu rren t s tep  h ig h e r th an  a  g iv en  
m ag n itu d e  (A I), is a lso  W eib u ll d is trib u ted , b u t as sm a ll cu rren t s tep s  can  be 
tr ig g e re d  by  co n d u c tio n  p a th s  w ith  less trap s , the  s lo p e  o f  th is  d is trib u tio n  ([3 a t )  
w ill b e  lo w er a t lo w  cu rre n t s te p 8. T o  o b serv e  the  re la tio n sh ip  b e tw een  P an d  AI, 
w e  an a ly sed  th e  I- t  tra c e s  (figu re  5 .5) o f  30 id en tica l sam p les  and  m easu red  th e  
d ev e lo p m en t o f  p as th e  cu rre n t increases.
Time (s)
Figure 5.5: l-t traces used to monitor the development of (3 during a CVS. Only some of the 30 are shown, for 
clarity.
T he re su lts  a re  sh o w n  in  fig u re  5 .6 , w h ich  p lo ts  th e  ca lc u la ted  W eibu ll s lo p e  fo r 
a  ran g e  o f  cu rre n t s teps. T h e  W eib u ll s lope starts a t a b o u t 1 fo r very  lo w  cu rren t 
s teps. It is d iff ic u lt  to  m easu re  th e  W eib u ll s lope a t s tep s  lo w er th an  l x l  O'5 A  as 
th e  lev e l o f  n o ise  is  to o  h igh . A s  th e  stress  co n tin u es , th e  W eib u ll s lope in c reases  
an d  p a th s  w ith  m o re  th a n  1 trap  b eg in  to  fo rm  an d  so  o n  u n til a  b reak d o w n  ev e n t 
o ccu rs . B ey o n d  th is  p o in t, w e  are in to  the  p ro g ress iv e  w e aro u t stage, an d  the  
m easu red  W e ib u ll s lo p e  b eg in s  to  re flec t the  g ro w th  o f  th e  w earo u t p a th  in  a 
s im ila r  m an n e r to  S iO N . I t  is ev id en t then , th a t se lec tin g  the  b reak d o w n  c r ite ria  
is  e sp ec ia lly  d iff ic u lt in  th ese  physically  th ick e r lay ers , as s lopes c a n  be  
u n d e re s tim a te d  w h e n  a  lo w  cu rren t trig g e r is u sed , an d  o v erestim a ted  (like  
S iO N ) w h en  a n  ex c e ss iv e ly  h ig h  trig g e r is used . It is p o ss ib le  th a t th e  p la tea u  
reg io n s  in  fig u re  5.6  co rre sp o n d  to  the  reg io n s w h e re  1 trap , 2 trap , an d  3 trap
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co n d u c tio n  p a th s  d om inate . W h en  4 -trap  p a th s  a re  ac tiv e , th ey  w ill generally  
ca u se  b reak d o w n , an d  th u s  th e  p la tea u  fo r 4 -trap  p a th s  is  v ery  short, and  the 
m easu red  slope is in  th e  p ro g ress iv e  b re ak d o w n  p h ase . D u e  to  th e  erro r bars 
asso c ia te d  w ith  ex trac tio n  o f  W eibu ll s lo p e , th is  m e a su re m e n t is  n o t conc lusive  
o n  th is  po in t. H o w ev er, fro m  th e  fig u re , th e  n u m b er o f  p la te a u s  is co n sis ten t w ith  
th e  n u m b er o f  trap s  req u ired  to  cau se  b reak d o w n .
Current Step (A)
Figure 5.6. For increasing current step magnitude during a CVS, the Weibull slope rises in steps, 
that correspond to regimes where conduction paths of single traps, two traps, and so on, are 
dominant, until breakdown. Breakdown requires a 4-5 trap conduction path.
5.3.2 Voltage A cceleration
F ig u re  5.7  ex am in es th e  v o ltag e  acce le ra tio n  fo r  all th ic k n e sse s  studied. V ery  
lo w  v a lu es  o f  v o ltag e  acce le ra tio n  are  fo u n d  fo r H fS iO N , in d ica tin g  th a t the 
b re ak d o w n  trig g e r (i.e . a  s ig n ific an t rise  in  ga te  cu rren t)  u se d  m ay  be  in  the  p o s t 
b re ak d o w n  p h ase  as w a s  fo u n d  w ith  S iO N  layers . T h e  th in n e s t layer, u sed  in  the  
ex p e rim en t above , sh o w s th e  h ig h es t v o ltag e  acce le ra tio n , as expected , because  
th e  m easu rem en ts  w e re  m ad e  d u rin g  the  trap  g en e ra tio n  s tag e . T he th ick est lay er 
sh o w s y c lose  to  th e  cu rv e  fo r  SiC>2, and  its  W e ib u ll s lo p e  is  on ce  ag a in  in  th e  
p e rco la tio n  reg im e. O n ly  th e  lay ers  o f  1.53 and  1 .67n m  sh o w  u n u su ally  low  y fo r 
m easu rem en ts  tak en  w ith  a  v e ry  lo w  cu rren t s tep . A  p o ss ib le  ex p lan a tio n  fo r th is
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m ay  be th e  lev e l o f  n o ise  in  th e  g a te  cu rren t, o r s im p ly  th e  v o ltag e  acce le ra tio n  
cu rv e  (figu re  5 .7) is sh ifted  to  th e  left fo r  th is  m ateria l.
g a te  vo ltage (V )
Figure 5.7: Comparison o f y for S i0 2 (closed circles) SiON (open circles) and HfSiON (stars) 
shows the HfSiON has similar voltage acceleration to SiON, much lower than for S i0 2.
F o r H fS iO N , the  tbd m e a su re m e n t p ro b lem  can  be su m m arised  as b ased  o n  
p re sen ted  re su lts . I f  th e  c u rre n t tr ig g e r u sed  is ab o v e  th a t w h ic h  really  s ig n ifies  a  
b reak d o w n , w e  are  m e a su r in g  in  th e  w earo u t p h ase  and  a h ig h  W eibu ll s lope  is 
o b serv ed . A t h ig h  cu rre n t s tep , th e  v o ltag e  ac ce le ra tio n  v a lu es  are found  to  be 
s im ila r to  th o se  at lo w  cu rre n t s tep . P resu m ab ly , th is  m ean s  th a t th e  v o ltag e  
acce le ra tio n  o f  p a th  w e a ro u t is  ro u g h ly  the sam e as th a t o f  trap  creation . 
C a lcu la ted  10-y ear m ax  o p e ra tin g  v o ltag es  u sin g  th e  m easu red  W eibu ll s lopes 
an d  acce le ra tio n  fac to rs  a re  sh o w n  in  fig u re  5 .8 , a t ro o m  tem p era tu re  and  up  to  
125°C. T he lo w er tim e -to -b re a k d o w n  and  sligh tly  red u ced  acce le ra tio n  fac to rs at 
h ig h  tem p era tu re  m ean s  th e  re lia b ility  o u tlo o k  suffers. N o tab ly , th e  th ick es t lay er 
su ffe rs  th e  g rea te s t d ec rea se  in  tbd (and  th u s  m ax  o p e ra tin g  v o ltag e) at h ig h  
tem p era tu re . T h e  re a so n  fo r  th is  is  ex am in ed  in  the n e x t sec tio n  o n  tem p era tu re  
acce le ra ted  b reak d o w n . T h e  re su lts  in  fig u re  5.8 sh o w  th a t b ased  on  th is  m ethod  
o f  ev a lu a tin g  re liab ility , n o n e  o f  the  lay ers m eet th e  req u irem en t fo r  - 0 .8V  a t 
o p e ra tin g  tem p era tu re .
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Figure 5.8: Maximum operating voltage, deduced from reliability extrapolations. At operating 
temperature using this reliability evaluation, none o f the oxides meet the 0.8V specification.
5.4 Tem perature Acceleration o f  Breakdown
A s w ith  S iO N , e lev a ted  tem p era tu re  cau ses  an  ac ce le ra tio n  o f  th e  d eg rad a tio n  
an d  b re a k d o w n  p ro cesses . I t is o f  co u rse  im p o rtan t to  u n d e rs ta n d  th e  b eh av io u r 
o f  th e  lay e rs  a t o p e ra tin g  tem p era tu re  to  ex am in e  h o w  fa v o u rab ly  th e y  com pare  
w ith  S i0 2 an d  S iO N . T h is sec tio n  ex a m in e s  th e  re su lts  fo r th e  th ic k e s t (2 . 14nm ) 
a n d  th in n e s t  ( 1 .38n m ) layers s tu d ied  an d  a  co m p ariso n  w ith  S iO N  is  m ade. 
S h o w n  in  fig u re  5.9  is the  tim e to  b reak d o w n  a t a  n u m b e r o f  v o ltag es  fo r  the 
m e n tio n e d  lay ers  a t b o th  100°C  an d  200°C. A s  ex p e c ted  th e  tbd sca le s  w ith  
th ic k n e ss , b u t th e  d a ta  fo r d iffe ren t tem p era tu res  seem s to  co n v e rg e  fo r 
d e c re a s in g  th ick n ess . F o r the  1.38n m  H fS iO N  fo r ex am p le , th e re  is  a lm o st no 
te m p e ra tu re  d ep en d en ce , as th e  tw o  d a ta  se ts  a re  v ery  c lo se  to g e th e r.
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Figure 5.9: Temperature dependence o f tBD for SiON and HfSiON. The temperature dependence 
was found to be thickness dependent. In the thinnest layers tBD is much less dependent on stress 
temperature.
T hus, the  re la tio n sh ip  b e tw e en  s tre ss  te m p e ra tu re  and  v o ltag e  d esc rib ed  in  
ch ap te r 4  seem s in co m p le te . It w as  d e d u c e d  in  ch ap te r 4 fo r S iO N  th a t a  fix ed  
b reak d o w n  tim e co u ld  be  ach iev ed  fo r  a  n u m b er o f  tem p era tu re /v o ltag e  
co n d itio n s, w ith  an  in c rease  in  te m p e ra tu re  o f  ~ 40°C b ein g  equal to  a  v o ltag e  rise  
o f  0.1 V . H o w ev er, o n  ex am in in g  a  n u m b e r o f  th ick n esses  fo r H fS iO N  layers, w e 
fin d  th a t th e  co n stan t lin k in g  th e  tw o  is  in  fa c t th ick n ess  dependen t.
F ig u re  5.10  illu s tra te s  th e  th ick n ess  d ep e n d en ce  o f  the V /T  constan t. It c a n  be 
seen  th a t fo r  in c reas in g  th ick n ess , a  ch a n g e  in  tem p era tu re  cau ses  a  rap id  
acce le ra tio n  o f  the  b reak d o w n  w ith  a  c h a n g e  o f  on ly  200°C b e in g  eq u iv a len t to  a 
IV  ch an g e , w h e reas  in  th e  th in n es t lay er, a  ch an g e  o f  a lm o st 600°C is req u ired . 
A v a ilab le  d a ta  p o in ts  fo r  S iO N  an d  S i02 a re  a lso  show n. A  p lau sib le  ex p lan a tio n  
o f  th is  tren d  w o u ld  b e  th a t th e  in c re ased  tem p e ra tu re  cau ses m ore trap p in g  in  the 
b u lk  o f  th e  layer, an d  as th e  lay e r is m ad e  th in n e r  w ith  less bu lk , the  tem p era tu re  
d ep en d en ce  b ec o m e s less  im p o rtan t. T h is  w o u ld  su g g est th a t ra th e r fo rtu ito u sly , 
th in n e r  lay e rs  a re  m o re  su itab le  fo r h ig h e r  tem p era tu re  operation . T h e  e ffec t o f  
e lev a ted  tem p era tu re  o n  d ev ice  o p e ra tio n  is d iscu ssed  la te r in  th is  chap ter.
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Figure 5.10: The V/T constant for varying thickness shows the thickness/temperature dependence 
of oxide breakdown.
5.5 D egradation o f  FET Param eters during stress
T h e re lia b ility  s tu d y  sh o w s th a t th e  h a fn iu m  silica te  lay ers  u n d er co n s id e ra tio n  
do  n o t m ee t re lia b ility  req u irem en ts . H o w ev er, i f  w e  a ssu m e th a t d ev ice s  w ill 
co n tin u e  to  fu n c tio n  sa tis fac to rily  in  th e  p o st b re ak d o w n  p h ase , th e n  it m ay  b e  
s till p o ss ib le  to  u se  su ch  layers. T h is  sec tio n  ex am in es th e  d eg rad a tio n  o f  F E T  
p a ram e te rs  d u rin g  th e  life tim e  o f  the  layer, as  ev e n  i f  th e  in su la tin g  p ro p e rtie s  a re  
m ain ta in ed , o th e r  fa c to rs  m ay  cau se  d ev ice  fa ilu re  w ith in  th is  tim e fram e.
T o  ev a lu a te  th e  fu n c tio n a lity  o f  n -M O S F E T s d u rin g  a  C V S  o r C C S , tra n s is to rs  
o f  v a rio u s  c h a n n e l len g th s  ( 10(im -0 .25 (im ) an d  w id th s  ( 10|am -0 .25 (im ) w e re  
s tud ied . T h e  s tu d y  w a s  s im ila r to  th a t d esc rib ed  in  ch a p te r 3 fo r S iO N , co n s is tin g  
o f  IdVg m e a su re m e n ts  a n d  IdVd m easu rem en ts  a t a  v arie ty  o f  g ate  v o ltag es  a n d  
ex am in in g  th e  ra tio  o f  o n -s ta te  and  o ff-s ta te  cu rren ts . F ro m  th e  se t o f  IdVg c u rv es  
(f ig u re  5 . 11) ta k e n  a s  a  fu n c tio n  o f  in c reasin g ly  lo n g  v o ltag e  s tress  tim es, th e
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ch an g e  in  th resh o ld  v o ltag e , tran sc o n d u c tan ce  d e g ra d a tio n  an d  the sub -th resh o ld  
sw in g  (the  ch an g e  in  g a te  v o ltag e  req u ired  to  ch a n g e  th e  ga te  cu rren t by  one  
o rd e r o f  m ag n itu d e , in  th e  su b -th re sh o ld  reg im e). B y  m o n ito r in g  Ion and  Ioff th e  
fu n c tio n a lity  o f  th e  d ev ice  d u rin g  o x id e  d e g ra d a tio n  in to  the  p o s t b reak d o w n  
w ea r-o u t p h ase  w as  a sse sse d  an d  th e  im p ac t o f  d ev ice  a sp e c t ra tio  exam ined . T h e  
sam p le  se t o f  IdVg cu rv es  sh o w n  in  fig u re  5.11 su g g e s ts  a  very  large th resh o ld  
sh ift, ev e n  fo r v e ry  lo w  s tress  tim es.
Gate Votage(V)
Figure 5.11: A set o f  I<|Vg curves during constant voltage stress. The curves are seen to shift to the 
right, leading to an increase in threshold voltage
5 .5.1  T h re s h o ld  V o lta g e
T h e th resh o ld  v o ltag e  (V t) is  o n e  o f  th e  m o s t im p o rta n t p a ram e te rs  in  ana log  and  
m ix ed  signal ap p lica tio n s , w h ich  ideally  req u ire  a  c o n s ta n t V t th ro u g h o u t d ev ice  
life tim e. T he ga te  v o lta g e  h o w ev er, c rea tes  tra p p e d  ch a rg e  in  th e  oxide, w h ich  
o v e r tim e, can  lead  to  a n  in c rease  in  V t, b y  sh iftin g  th e  IdVg cu rve along  the  V g 
ax is, an d  in  som e ca ses  lo w erin g  th e  slope. T h e  a m o u n t b y  w h ich  the  th resh o ld  
v o ltag e  sh ifts  d u rin g  o x id e  s tress  as a  re su lt o f  tra p p e d  ch a rg e  can  be ca lcu la ted  
fro m 9:
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w h ere , y  is th e  ch a rg e  d is tr ib u tio n  fac to r, Q ox is th e  trap p ed -o x id e  sh ee t charge 
d en sity  an d  Qjt th e  in te rfa ce  sh e e t ch a rg e  density . (j>s is th e  su rface  p o ten tia l, and  
C ox is th e  o x id e  c a p ac itan c e  p e r  u n it area. E q u a tio n  5.1 in d ica tes  th a t trap p ed  
ch a rg e  b o th  a t the  in te rfa ce  a n d  in  th e  b u lk  ox ide c a n  cau se  a  V t shift. T he 
ex p e rim en ta l m easu rem en ts  illu s tra te d  in  figure 5.12  su p p o rt th e  id ea  th a t b u lk  
trap p e d  ch a rg e  can  a ffec t th e  th resh o ld . T h e  V t sh ifts  fo r 3 o x id e  th ick n esses  as a  
fu n c tio n  o f  in c reasin g  ch a rg e  in jec tio n  du rin g  C C S are show n . A t lo w  in jec tio n  
fie ld s  and  low  Qi„j, p o s itiv e  ch a rg e  b u ild u p  d o m in a tes  an d  th ere  is a  sligh t 
d ec rease  in  V t. A t h ig h e r  v a lu e s  o f  Q ,nj, Vt is seen  to  rise , th e  ex ten t o f  w h ich  
d ep en d s  on  the  d ie lec tr ic  th ick n ess . F o r the  th ick es t lay e r in v es tig a ted  (2 . 13nm ), 
th e  v o ltag e  sh ift re ach e s  1.35 V to co rresp o n d in g  to  a  250m V  sh ift. T he th in n est 
lay e r ( 1.38nm ) h o w e v e r sh o w s  v e ry  little  V t sh ift ev en  a t h ig h  Qj„j.
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Figure 5.12: Saturation threshold voltage shifts at a number o f stress currents for different 
dielectric thicknesses. The thickest oxide suffers the largest shift, suggesting that trapped charge 
in the film plays a role determining the magnitude o f the shift.
I f  a  th re sh o ld  v o ltag e  s h if t  to le ra n c e  o f  30m V  is d efin ed , th e n  an  ex trap o la tio n  
can  b e  m ad e  b y  m e a su r in g  th e  tim e  fo r a  30m V  sh ift a t h ig h  fie ld  and
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ex tra p o la tin g  to  the  lo w -fie ld  range , in  m u ch  the sam e w a s  as d o n e  w ith  tim e to 
b re a k d o w n  sta tis tics . T he re su lt is sh o w n  in  fig u re  5.13  fo r  a  2 . 14nm  oxide, 
w h ic h  d isp lay ed  th e  m ost ex trem e shift.
Gate Voltage (V)
Figure 5.13: Reliability estimate for a 2.14nm oxide. Although it satisfies the tBDrequirement, the 
projection shows it will have undergone a large V, shift much sooner than the required lifetime 
allows.
A t o p e ra tin g  vo ltage , th e  V t sh ift w ill h av e  risen  ab o v e  th e  30m V  to le ran ce  afte r 
300  se c o n d s , and  so ev en  th o u g h  th e  lay e r m ain ta in s  its  in su la tin g  p ro p e rtie s  w ell 
b e y o n d  th e  10-y ear m ark , th e  th re sh o ld  v o ltag e  sh ift p ro v e s  m u c h  to o  large fo r 
u se  in  d ev ice  app lica tio n s.
T h e  o p p o s ite  is tru e  fo r th e  th in n e r 1.38n m  ox ide. In  th is  case  th e  tbd only  ju s t  
m a k e s  th e  sp ec ific a tio n  (a t ro o m  tem p era tu re ), w h ile  th e  30m V  sh ift is 
im p o ss ib le  to  m easu re  as th e  b reak d o w n  a lw ays o ccu rs  b e fo re  a  sh ift o f  th is  
m a g n itu d e  is reached . T he o x id e  o f  th ick n ess  1.67n m  w a s  fo u n d  to  fa ll ju s t  sho rt 
o f  th e  re lia b ility  co n d itio n  o n  b o th  coun ts.
S o m e  in fo rm a tio n  ab o u t th e  p ro c e sse s  lead in g  to  th re sh o ld  v o ltag e  sh ift can  also 
be  g a in ed  fro m  co n sid e rin g  g a te  in jec tio n  stress  in  a d d itio n  to  su b stra te  in jection  
stress . T h e  re su lts  o f  th ese  m easu rem en ts  fo r bo th  co n v e n tio n a l S iO N  and 
H fS iO N  are  sh o w n  in  fig u re  5 . 14 . T h e  ch a rg e  w as  in je c te d  at th e  sam e ox ide 
fie ld  fo r b o th  gate  and  su b stra te  in jec tio n . I t is c lea r th a t th e  s tre ss  p o la rity  affec ts
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th e  tw o  lay ers q u ite  sim ilarly . W ith  th e  H fS iO N  layers, th e  o n se t o f  the  
tu rn a ro u n d  fro m  n eg a tiv e  to  p o s itiv e  V t sh if t (i.e  p o s itiv e  to  n eg a tiv e  charge 
trap p in g  at th e  in te rface) o ccu rs  a t v e ry  h ig h  Q mj. T h is  su g g ests  th a t gate 
in jec tio n  re su lts  in  less ch a rg e  tra p p in g  th a n  su b stra te  in jec tio n  fo r s im ila r 
fluence.
A  p o ss ib le  ex p lan a tio n  fo r th is  is th a t  g a te  in jec tio n  lead s  to  the  c rea tio n  o f  
p o s itiv e  sp ec ie s  at th e  su b s tra te  in te rfa c e . T h is  p o sitiv e  sp ec ies  p asse s  b ack  
th ro u g h  th e  o x id e  b u t is f irs t in c id e n t o n  th e  n itro g en  r ic h  a rea  o f  the  layer. T he 
g en e ra tio n  o f  trap s  is so m eh o w  su p p re sse d  d u e  to  th e  in co rp o ra tio n  o f  n itro g en  at 
th e  in te rface  in  ag reem en t w ith  L ee  e t a l10, an d  so w e see on ly  a  s lig h t V t sh ift a t 
h ig h  Qinj. W h en  su b stra te  in jec tio n  is  u s e d  to  stress th e  ox ide, th e  sam e p rocess 
lead s  to  th e  p o s itiv e  sp ec ies b e in g  re le a se d  in to  th e  less  n itrid ed  reg io n  and  so 
trap s  a re  c rea ted  m o re  q u ick ly , le ad in g  to  a su b stan tia l V , sh ift, ev en  at lo w  Q mj -
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Figure 5.14: Threshold voltage shift behaviour is quite different depending on the stress polarity 
used, and the trend is different for SiON and HfSiON. This allows us to make some conclusions 
about trap generation in the layers
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5.5.2 Transconductance
A s w ell as  th re sh o ld  v o ltag e  sh ifts, M O S F E T s su b jec t to  e lec trica l s tre ss  d isp lay  
a  re d u c tio n  in  m ax im u m  tran sc o n d u c tan ce  (gm), and  a  sh iftin g  o f  the  
tra n sc o n d u c tan ce  cu rv e  a lo n g  th e  V g axis.
In  the  lin ea r re g io n  i.e. befo re  the d ra in  sa tu ra tio n  cu rren t is re ach e d  the 
tran sc o n d u c tan ce  is g iv en  by n :
s i d w
X = = —  u C  V,S m  g y  n ox d Eq 5.2
G Vn=.D = c o n s t
w h ere  W  an d  L  a re  ch an n e l w id th  and  len g th  re sp ec tiv e ly , jun is  ch an n el
m o b ility , and  C ox th e  cap ac itan ce  p e r  u n it area. So, c lea rly  a  d ec lin e  in  
tra n sc o n d u c tan ce  ca n  be  a ttrib u ted  to a  red u c tio n  in  ch an n e l m o b ility , p o ss ib ly  
cau sed  by  sca tte rin g  fro m  in terface  ch a rg e  sites.
F ig u re  5.15  sh o w s th e  tran sco n d u c tan ce  cu rv cs b efo re  an d  a fte r s tress  fo r  S iO N  
an d  H fS iO N  o f  v a rio u s  th ick n esses  (a ll n M O S F E T s). L a te ra l sh iftin g  a lo n g  the 
V g ax is  is  s im ila r  to  th a t fo r S iO N  ex cep t for th e  th ick es t lay er in v es tig a ted  
(2 .14n m ), w h ic h  is  in d ica tiv e  o f  le ss  b u lk  ch a rg e  trap p in g  in  th e  th in n e r  film s in  
ag reem en t w ith  th e  V t sh ift. M ax im u m  tran sco n d u c tan ce  is re d u ced  s lig h tly  w ith  
in c re as in g  th ic k n e ss  as ex p ected . F o r th in n e r layers, th e  tran sc o n d u c tan ce  cu rv es 
b eco m e  n o is ie r  a f te r  s tress. It h as  b een  p ro p o sed  th a t th is  co u ld  b e  due  to  
ch an g es  in  m o b ility  by lo ca l C o u lo m b  sca tte rin g  o f f  in te rface  sta tes 8. T h e  m ore 
in te rface  s ta te s  p re sen t, th e  m ore sca tte rin g  an d  thus the  n o is ie r  th e  gm curve.
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Figure 5.15: Transconductance curves are shifted further for thicker oxides, furthering the idea 
that they store more bulk-trapped charge. Reduction in max-transconductance is relatively 
independent o f thickness, because it is primarily interface-dependent. VD=1.2V
Area(HfSiON)= 1 x 10'6cm2 Area(SiON)= 1 x 10"8cm2
T h e re la tio n sh ip  b e tw e en  th e  n u m b er o f  in te rfa c e  trap s  and  red u c tio n  in  
m ax im u m  tran sc o n d u c tan ce  is sh o w n  in  fig u re  5.16 fo r  V D>VDsat (i.e. a d ra in  
v o ltag e  g rea te r th an  the  d ra in  sa tu ra tio n  v o ltag e ) . T h e  g raph  d isp lays the 
tran sco n d u c tan ce  a t tim e  t  n o rm alised  to  th e  tran sc o n d u c tan ce  befo re  stress 
p lo tted  ag a in s t th e  n u m b er o f  in te rface  trap s  a t tim e  (t)  n o rm alised  to  th e  nu m b er 
b efo re  stress. T h ere  is  a s lig h t th ick n ess  d ep e n d en ce  in d ica tin g  th a t b u lk  trap s  
p lay  a  sm all p a rt in  th e  d eg rad a tio n  p ro cess . T o  o b ta in  th e  d a ta  fo r th is figure , the  
n u m b er o f  in te rface  trap s  w as  m easu red  b y  a  1M H z charge p u m p in g  
m easu rem en t o n  W = 10 |j,m L = 0 .5 f.im d ev ice s , a n d  an  IdV g cu rve w as acqu ired . 
T h e n  th e  o x id e  w as s tre ssed  a t a  fix ed  h ig h  fie ld  ( 16M V /cm ) fo r 5 s and  the  
ch a rg e  p u m p in g  m easu rem en t w as  rep ea ted . T h e  m easu rem en t sequence w as 
th en  rep ea ted  fo r in c reas in g ly  lo n g  stress  in te rv a ls , to  sh o w  th e  depen d en ce  o f  g m 
o n  Nit. T h e 1.53n m  w h e re  b u lk  trap p in g  is le a s t s ig n ific an t show s the lo w est g m 
d eg rad a tio n  fo r a  g iv en  n u m b er o f  in te rface  trap s , w h e rea s  th e  th ick est lay er 
sh o w s sligh tly  m o re  d eg rad a tio n . In  th e  ea rly  s ta g e s  o f  th e  stress, th e  th ick e r 
lay er show s ab o u t a  7%  ex tra  red u c tio n  in  g m w h e n  co m p ared  w ith  the  1.53n m
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layer, in d ica tin g  th a t th e  b u lk  c o n trib u tio n  is sm all co m p ared  w ith  in te rface  trap  
co n trib u tio n .
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Figure 5.16 Reduction in max-transconductance vs. increase in number of interface traps. Thicker layers 
show a greater degradation for the same Nu indicating that bulk trapping also degrades transconductance 
slightly. A=5x10'8cm2. VD=0.3V
T h e re d u c tio n  in  m ax im u m  tran sc o n d u c tan ce  du rin g  stress, a ttrib u ted  to  m o b ility  
d eg rad a tio n  is sh o w n  in  f ig u re  5 . 17, an d  is re la tiv e ly  in d ep en d en t o f  th ick n ess  as 
in te rface  trap s  d o m in a te . W ith  b o th  m ate ria ls , ga te  in jec tio n  cau ses  a g rea te r 
red u c tio n . B ecau se  th e  tran sc o n d u c ta n c e  d eg radation  is m o re  in te rface  sen sitiv e  
th an  V t sh ift, w e can  c o n c lu d e  fro m  th is  tha t in  b o th  m ate ria ls , ga te  in jec tio n  
c rea te s  m o re  in te rface  tra p s  th a n  su b s tra te  in jec tio n  in  ag reem en t w ith  D eg raev e  
e t a l6. T h e  d a ta  fo r th e  1.38n m  o x id e , a t h ig h er Qi„j, can  b e  seen  to  co n tin u e  the  
tren d  o f  th e  d a ta  fo r th e  2 . 14n m  sam ple , fu rthering  th e  id ea  th a t m ain ly  in terface  
s ta tes  a ffec t g m an d  th ic k n e ss  is  la rg e ly  irre levan t. T h e  fac t th a t g a te  in jec tio n  
c rea tes  m o re  in te rfa ce  tra p s  is  co n firm ed  in  fig u re  5 . 18, w h ere  th e  n u m b er o f  
in te rface  trap s  (fro m  ch a rg e  p u m p in g  m easu rem en ts) is p lo tted  v ersu s  tim e 
d u rin g  a  co n s tan t v o ltag e  s tress . T h e  slope is h ig h er fo r g a te  in jec tio n  in d ica tin g  
th a t th e  trap  g en e ra tio n  ra te  is  h ig h er.
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Figure 5.17 Reduction In max-transconductance shows gat© injection causes more of reduction, and thus 
creates more interface traps than substrate injection
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Time (s)
Figure 5.18: Charge pumping measurements confirm that interface trap generation rate is higher 
when using gate injection stress.
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5.5.3 Sub-threshold Swing
A n o th e r  q u an tity  th a t c a n  b e  u se d  to  q u an tify  th e  d eg rad a tio n  o f  th e  o x id e  is the 
su b -th re sh o ld  sw ing  (S ), th a t is, th e  ch a n g e  in  gate  v o ltag e  req u ired  to  ch an g e  the  
g a te  cu rren t b y  one  o rd e r o f  m ag n itu d e , in  th e  su b -th resh o ld  reg im e . T h e  v a lu e  o f  
S rise s  d u rin g  stress  d u e  to  the  c re a tio n  o f  in te rface  trap s , an d  the  cu rv e  is sh ifted  
a lo n g  th e  V g ax is  d u e  to  b u lk  o x id e  ch a rg e  trap p in g . T h e  v a lu e  o f  AS (S after stress 
-  S before stress) can  b e  re la ted  to  th e  n u m b e r  o f  in terface  trap s  c rea ted  b y 14:
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* 2.3 k T
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C  ^I)
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E q  5.3
A n  ex am p le  is sh o w n  in  fig u re  5.19  fo r  th e  2 . 14n m  ox ide. T h e  sh ift a lo n g  th e  V g 
ax is  is c lea rly  ev id en t, th o u g h  th e  ch a n g e  in  S (the  s lo p e  o f  th e  line) is  m ore  
d iff icu lt to  detec t. T h e  ch a n g e  in  S fo r  tw o  H fS iO N  o x id es  a t a  n u m b er o f  
in jec tio n  cu rren ts  is  sh o w n  in  fig u re  5 .2 0 . T h e  rise  in  S d u rin g  a  C C S  can  b e  seen  
m o re  c learly .
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Figure 5.19: Sub-threshold ldV0 curve. A shifting of the curve along the x-axis during the stress is observed 
which is an indication of oxide-trapped charge.
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A t th e  lo w es t in je c tio n  cu rren t o f  lfaA , S is  seen  to  tak e  a n eg a tiv e  tu rn  a t lo w  
Qinj, in d ica tin g  in itia l p o sitiv e  charge trap p in g . A s th e  s tress  co n tin u es  h o w ev er, 
n eg a tiv e  tra p p in g  d o m in a tes . T he case  fo r a  th in n e r o x id e  is sh o w n  a lso , and  
in d ica te s  th a t in te rfa ce  trap  b u ild -up  o ccu rs  a t h ig h e r Qjnj fo r th in n e r o x id es .
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Figure 5.20: Change in sub-threshold swing magnitude during stress. Interface charge buildup 
occurs at higher Q jnj for thinner layers
5 .5.4 D ev ice  O p e r a t io n
In  te rm s o f  d e v ic e  o p era tio n , p re- an d  p o st-s tress , th e  lay ers  w e re  fo u n d  to 
b ro ad ly  fo llo w  th e  tren d s  o f  S iO N  in  th a t w h e n  a  g a te -su b stra te  b re ak d o w n  
o ccu rs , w id e  d ev ice s  co n tin u e  to  fu n c tio n  lo n g  a f te r  b reak d o w n , in  the 
p ro g re ss iv e  b re a k d o w n  stag e , as b reak d o w n  o n ly  in h ib its  tran s is to r p e rfo rm an ce  
in  th e  re g io n  o f  th e  b re ak d o w n  path . C o n d u c tio n  fro m  so u rce  to  d ra in  in  th e  on- 
s ta te  is s till p o ss ib le  ac ro ss  m o st o f  the  d ev ice  as an  in v e rs io n  la y e r  c a n  be 
m a in ta in ed . G a te  to  so u rce  (d rain ) b reak d o w n s cau se  a lm o st in s tan tan eo u s  
ca ta s tro p h ic  c h a n g e  o f  th e  on  (o ff) curren t.
F ig u re  5.21 d isp la y s  th e  co n seq u en ces  o f  d e tec tin g  th e  ac tu a l b re ak d o w n  
in co rrec tly . In  th is  case , no  la rg e  rise  in  ga te  cu rren t is  o b serv ed , b u t th e  off- 
c u rren t is see n  to  r ise  s ig n ifican tly  (in d ica tin g  th a t a g a te /d ra in  b re ak d o w n  p a th  
h a s  b een  fo rm ed ). T h e  s ig n ifican t rise  in  g ate  cu rren t is on ly  o b se rv ed  m an y
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seconds a fte r th e  rea l b reak d o w n  h as o cc u rre d , a n d  u s in g  the p o in t w h ere  the  
cu rren t rises  s ig n ifican tly  as the  tbd w ill lead  to  o v e re s tim a tio n  o f  th e  dev ice  
re liab ility .
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Figure 5.21: Off-current is seen to rise significantly before a significant rise in gate current, 
indicating that using a significant current increase in breakdown detection will lead to an
overestimate in device reliability.
A s the  ch an n el w id th  is red u ced , the  b re a k d o w n  p a th  a ffec ts  a  h ig h er frac tio n  o f  
th e  channel a rea  u n til th e  channel w id th  is  in  th e  su b -m icro n  reg im e , w h en  a 
s in g le  b reak d o w n  b ec o m e s  fa ta l fo r  th e  d ev ice . S iO N  b ased  dev ices co n sis ten tly  
fo llo w ed  th is  tren d  b u t ex cep tio n s  a re  see n  w ith  th e  H fS iO N  layers, w hereby  
so m etim es, a  n a rro w  d ev ice  w ill w o rk  lo n g  in to  th e  p ro g ressiv e  b reak d o w n  
stage, and  so m etim es  a  w id e  d ev ice  w ill  c e a se  to  fu n c tio n  at th e  o n se t o f  
b reakdow n .
T h e  m ost n o tab le  d iffe ren ce  b e tw e en  th e  tw o  d ie lec tr ic  layers is fo u n d  w hen  
m o n ito rin g  th e  o n -cu rren t, d u rin g  a stress. W ith  S iO N , th e  o n -cu rren t w as  found  
to  stay  co n stan t th ro u g h o u t the  d u ra tio n  o f  th e  s tre ss , u n til b reak d o w n , at w h ich  
tim e  th e  p o s itio n  o f  th e  b re ak d o w n  in  th e  ch a n n e l d e te rm in ed  by  h o w  m u ch  it 
chan g ed . W ith  H fS iO N  h o w ev er, th e  o n -c u rren t fa lls  co n s tan tly  du rin g  th e  stress, 
th o u g h  m o re  ra p id ly  in  th e  ea rly  part, an d  can  b e  less  th an  h a lf  its  o rig in a l va lu e  
b y  the  tim e b re ak d o w n  o ccu rs . F ig u re  5.22  sh o w s th e  e ffec t fo r a  ran g e  o f  dev ice
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areas. T h is  s ig n ific an t re d u c tio n  in  o n -cu rren t is a rea  in d ep en d en t an d  is likely  
cau sed  by  trap p e d  ch a rg e  b u ild in g  up  du rin g  the  stress  c au s in g  local e lec tric  
fie ld s  in  th e  ch an n el. S im ila r  to  th e  V t sh ift, th e  e ffec t is less  d ram atic  in  th in n e r 
lay ers , w h e re  o x id e  ch a rg e  trap p in g  is less p revalen t.
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Figure 5.22: On-current reduces dramatically during stress. The rate o f  change is independent o f  
area. In sub-lOOnm devices where the ratio Ion/Ioff is quite small even for a fresh sample, this 
could cause problems with distinguishing on and off states.
T h e  m ain  p o in t w ith  re sp e c t to  d ev ice  o p era tio n  is th a t i f  th e  b reak d o w n  occu rs 
o v e r  so u rc e /d ra in  e x te n s io n  reg io n s , the  d ev ice  w ill in  m o s t cases cease  to  
fu n c tio n  so o n  a f te r  b re a k d o w n  occurs. I f  th e  b re ak d o w n  occu rs o v er th e  
su b s tra te , th e  d ev ice  in  so m e  ca ses  co n tin u es  to  fu n c tio n  n o rm ally  ev en  a fte r 
m u ltip le  b reak d o w n s a n d  e v e n  a t lo w  channel w id th , an d  in  som e cases the  
d ev ice  ceases  to  fu n c tio n  e v e n  in  v ery  large  dev ices  a f te r  1 b reak d o w n  even t. 
B ecau se  o f  th is  u n ce rta in ty , w e  can n o t rea listica lly  tak e  th e  p ro g ress iv e  p h ase  as 
an  ex ten s io n  to  life tim e  w ith  th e se  d ev ices  in  the sam e m an n e r as is p o ss ib le  w ith  
la rg e  a sp ec t ra tio  S iO N  lay e rs , w h ere  p o st b re ak d o w n  b eh av io u r is  m ore  
p red ic tab le . T h e  c o n s tan t d eg rad a tio n  in  o n -cu rren t is a lso  a  p o ssib le  th rea t to  
re liab ility , as  a re  th e  la rg e  th resh o ld  vo ltage sh ifts , an d  d eg rad a tio n  in  
tran sco n d u c tan ce . All o f  th e  ab o v e  m ean  th a t th e  lay ers  u n d e r co n sid era tio n  are  
n o t su itab le  fo r la rg e  sca le  in teg ra tio n , and  fu rth e r ‘f in e - tu n in g ’ is req u ired  to  
en g in ee r a  lay er w ith  lo w e r ch a rg e  trap p in g , and  b e tte r e lec trica l re liab ility .
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5.6 S tress Induced L eakage C u rren t
S tress  in d u ced  leakage cu rren t (S IL C ) is an  im p o rtan t re lia b ility  p ro b lem  in 
m o d e rn  dev ices, cau sin g  p o w e r w aste  in  M O S F E T s an d  re su ltin g  in  the  loss o f  
s to red  ch a rg e  and  th u s in fo rm a tio n  in  n o n -v o la tile  m em o ry  d e v ic e s12. In  som e 
ca se s  a  c ritica l level o f  S IL C  can  be re ach ed  lo n g  b e fo re  o x id e  b reakdow n  
o cc u rs , an d  th ere fo re  it is so m etim es m o re  o f  a re liab ility  co n c e rn  th an  tim e-to - 
b re a k d o w n 13. W hen  an  o x id e  is s tressed  a t h ig h -fie ld , an  I-V  ch a rac te ris tic  can  
a p p e a r  q u ite  d iffe ren t p o s t stress to  th e  co rresp o n d in g  p re -s tre ss  cu rv e  as show n 
in  fig u re  5 .2 3 . S IL C  is g en e ra lly  ch a rac te rised  by ca rry in g  o u t a  h ig h  fie ld  stress 
a n d  th en  in terru p tin g  th e  stress  to  m easu re  the  cu rren t at o p e ra tin g  voltage. T he 
re a so n  fo r this ap p ro ach  is o u tlin e d  in  fig u re  5 .2 4 . E v e n  th o u g h  there  is no 
s ig n if ic a n t in crease  in  leak ag e  cu rren t a t the  stress  v o ltag e , th e re  is a s ign ifican t 
in c re a se  in  SILC .
S IL C  h as  b een  w id ely  a ttrib u ted  to  th e  b u ild -u p  o f  n eu tra l e lec tro n  trap s  w ith in  
th e  o x id e  du rin g  the s tre s s14, h o w ev er, th e  p h y sica l m e c h a n ism  lin k in g  S IL C  to 
th e se  trap s  is s till u n certa in . T h ere  is a  g en e ra l co n sen su s  th a t it  arises from  trap- 
ass is ted -tu n n e llin g , u sin g  the  n e u tra l e lec tro n  trap s  as ‘s te p p in g  s to n e s ’, w h ich  
m ak e  it ea s ie r fo r e lec tro n s to  tu n n e l fro m  an o d e  to  ca th o d e . Som e groups 
a ttr ib u te  th e  S IL C  p ro cess  to  in te rface  trap s  12, w h ile  o th e rs  a ttrib u te  it to  bu lk  
tra p p in g 7. O u r re su lts  sh o w  fo r b o th  co n v en tio n a l S iO N  lay e rs  and  ‘h ig h -k ’ 
H fS iO N , th a t th e  S IL C  c a n  be p red o m in an tly  re la ted  to  b u lk  o x id e  traps.
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Figure 5.23: Stress induced leakage current can be measured from the low voltage I-V curve. 
The effect disappears at higher voltage.
Time (s)
Figure 5.24: During a constant voltage stress, the high field I-t trace masks the SILC effect.
When measured at a lower Vg, the SILC is evident. Right axis displays I@1V, left axis displays 
I@ 2V
A  series  o f  I-V  sw eep s a f te r  in c re a s in g  s tress  tim e fo r an  n M O S F E T  (w ith  p-type 
su b stra te ) d ev ice  w ith  E O T  1.4 n m  a n d  W = L = = l|im  is sh o w n  in  fig u re  5 .25 . 
S IL C  is  ev id en t a c ro ss  th e  v o ltag e  ra n g e . M an y  w orks m easu re  S IL C  a t a  set lo w  
v o ltag e  e.g . IV  h o w e v e r fig u re  5.26  sh o w s th is  ap p ro ach  is inco m p le te . T he 
fig u re  sh o w s th e  lev e l o f  S IL C  fo r  in c reas in g ly  lo n g  stress  tim es, m easu red  at a 
co n tin u u m  o f  ga te  v o ltag es  a s  o p p o se d  to  ju s t  one. T h e  m easu red  S IL C  is
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ac tu a lly  v o lta g e  d ep en d en t an d  a  p eak  is  o b se rv ed  a t a  v o ltag e  th a t is  s lig h tly  
m o re  n e g a tiv e  th an  th e  f la t b an d  v o ltag e . T h is  h as  b e e n  o b se rv ed  in  sev e ra l
19 1 ^
p rev io u s  w o rk s  ’ .
Gate Voltage (V)
Figure 5.25: Stress induced leakage current can be measured from the low voltage I-V curve. 
The effect disappears at higher voltage
Gate Voltage (V)
Figure 5.26: During a constant voltage stress, the high field I-t trace masks the SILC effect.
When measured at a lower Vg, the SILC is evident.
I f  w e  co m p are  th e  S IL C  m easu rem en ts  w ith  th e  ac tu a l g ate  cu rre n t fro m  I-V  
c u rv e s  as in  f ig u re  5 .25 , w e  can  d ra w  a  n u m b e r o f  co n c lu sio n s. In  th e  n eg a tiv e
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gate  v o ltag e  ran g e , the  tunnel cu rren t sh o w s tw o  c o m p o n en ts16. A b o v e  the 
fla tb an d  (0> V g > V fb ) v o ltag e , the  c u rren t is m a in ly  due to  co n d u c tio n  b e tw een  
th e  gate  and  the  so u rce /d ra in  ex ten s io n  (S D E ) reg io n s. A s the  v o ltag e  b eco m es 
m o re  n eg a tiv e , th e  cu rren t is d o m in a ted  b y  c o n d u c tio n  b e tw een  th e  accu m u la ted  
su b stra te  and  the  gate . T he p eak  in  S IL C  is a t the  p o in t w h ere  the  tw o cross. T his 
m ean s th a t i f  w e  m easu re  the  S IL C  in c re ase  ab o v e  Vfb, w e  can  get a  m easu re  o f  
th e  co n trib u tio n  o f  trap s  above th e  S D E  reg io n , an d  m easu rin g  the  S IL C  b elo w  
V ft, the  co n trib u tio n  o f  the trap s  ab o v e  th e  ch an n e l. In  all cases the ch an n el 
co n trib u tio n  is g rea te r as ex p ected , due  to  th e  sm all size o f  the SD E  re la tiv e  to 
th e  channel. T h e  p o s itio n  o f  th e  b re ak d o w n  ca n  a lso  be  d e term in ed  from  the I-V  
cu rves. I f  th e  b re ak d o w n  occu rs o v e r  th e  S D E , th e  cu rren t is seen  to  rise  ab o v e  
Vfb, and  i f  th e  b re ak d o w n  is ab o v e  th e  ch a n n e l, as  in  fig u re  5 .25 , the gate  cu rren t 
rise s  s ig n ifican tly  w h e n  V g < V n-,.
T h e  o rig in  o f  th e  p ea k  a ro u n d  Vfb h as  b e e n  d iscu ssed  by N ico llian  et a l13. T hey  
su g g ested  th a t in  o x id es  less th an  3 .5n m  an d  a t s tress  v o ltag es  o f  < 5V  S IL C  is 
due  to  tu n n e llin g  th ro u g h  in te rface  trap s  o n ly  and  th a t b u lk  trap s w o u ld  no  longer 
p lay  a part. O u r re su lts  co n trad ic t th is  h o w ev er. F ig u re  5.27 show s S IL C  vs. 
S tress tim e fo r tw o  o x id e  th ick n esses  a t a  n u m b er o f  vo ltages. T he th ick e r ox ide 
sh o w s a  g rea te r S IL C  g en e ra tio n  ra te  su g g es tin g  th a t b u lk  trap s  cou ld  acco u n t fo r 
th e  d iffe ren ce  b e tw e en  th e  tw o.
T h e lo g arith m ic  S IL C  g en e ra tio n  ra te  fo r th e  lay ers  u n d er co n sid era tio n  is - 0 .35 , 
in d ep en d en t o f  su b s tra te  b ias, do p in g , an d  s tre ss  v o ltag e . T h is value  is s im ilar to 
th o se  fo u n d  in  th e  lite ra tu re 17.
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Figure 5.27: SiLC shows a thickness dependence in ultrathin oxides, indicating that bulk traps do 
play a part in SILC in ultrathin layers, contrary to some reports in the literature.
T h e ev id en ce  th a t b u lk  tra p p in g  p lay s  a  p a rt in  lo w  v o ltag e  S IL C  m ean s th e  
m o d el o f  N ic o llia n  e t a l re q u ire s  ex ten d in g  an d  the  o rig in  o f  th e  p eak  a t Vfb m ay  
n o t b e  due to  in te rfa ce  trap s . T h e ir m o d el p ro p o ses  th a t th e  p ea k  o rig in a tes  so le ly  
fro m  in te rface  tra p s  w ith  fav o u rab le  energy  w ith  re sp ec t to  th e  ban d  structu re . A t 
v o ltag es  th a t a re  + /- IV  fro m  Vfb, d irec t tu n n e llin g  d o m in ates .
In  th is  w o rk , w e  su g g es t a  re fin em en t o f  th e  m odel. D u e  to  the  n u m b er o f  
in te rface  trap s  p re sen t, in  all lik e lih o o d , th e re  w ill alw ays  be  in te rface  trap s  
m ee tin g  th e  re q u ire d  en e rg y  con d itio n . T h is  is p o ss ib ly  tru e  ev e n  befo re  any  
stress. In d eed  m an y  m o d e ls  trea t th e  in terfaces  as an  in fin ite  shee t o f  trap s  th a t 
a ss is t in  tu n n e llin g  (e .g . th e  p e rco la tio n  m odel, d esc rib ed  in  ch ap te r 3) . C h arg e  
p u m p in g  m easu rem en ts  sh o w  th a t N,-t at b reak d o w n  can  be  as little  as 1.2Nit(0). 
So, w e  su g g est th a t it sh o u ld  b e  b u lk  traps o f  a p a r tic u la r  en e rg y  th a t a re  c rea ted , 
w h ich  cau se  th e  p e a k  a t Vn,. T h is  is ou tlin ed  in  fig u re  5.28.
A t V g<Vfb (f ig u re  5 .28a ) e lec tro n s are in jec ted  fro m  the  gate  v ia  d irec t 
tu n n e llin g . T h is  p ro c e ss  sw am p s the  trap  assis ted  tu n n e llin g  (T A T ) in to  th e  
su b s tra te  c o n d u c tio n  b a n d , an d  th u s  on ly  a  sm all SILC r ise  is d e tec ted  in  th is  
v o ltag e  range . A s  V g is  m ad e  m o re  negative  F N  tu n n e llin g  d o m in ates , an d  SILC  
d isap p ea rs  a lm o s t c o m p le te ly  (n o t seen  fo r th ese  th in  layers). W hen  V g>Vfb 
(f ig u re  5 .28b), su b s tra te  in jec tio n  d irec t tu n n e llin g  d o m in a tes  an d  aga in , SILC
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(fro m  T A T  fro m  su b stra te  v a len ce  b an d ) is  sw am p ed . A t V g~ V tb (figu re  5 .28c) 
w h e re  th ere  is little  d irec t tu n n e llin g , th e  in c rease  in  b u lk  trap s  in  the co rrec t 
en e rg y  ran g e  ass is ts  trap  a ss is ted  tu n n e llin g  b e tw e en  s ta te s  in  th e  anode and 
c a th o d e  b an d g ap s, re su ltin g  in  an  in c reased  S IL C  m easu red  a t th is  vo ltage.
(c)
Figure 5.28. At voltages above and below Vfl,, the effect o f  bulk trap assisted tunnelling is 
reduced as tunnelling takes place between anode and cathode conduction and valence bands. 
Around Vfb, tunnelling is between anode and cathode bandgaps, through traps o f the correct 
energy. At this sense voltage a higher level o f  SILC is measured.
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W h en  th e  b ands a re  b e n t su ffic ien tly  su ch  th a t th e  b an d g ap  o f  th e  an o d e  a ligns 
w ith  e ith er the  c o n d u c tio n  b an d  o r  v a len c e  b an d  o f  th e  ca th o d e  th e  T A T  
su b sid es . T h is  a rg u m e n t is co n s is te n t w ith  th e  w id th  o f  th e  p eak , w h ich  is 
ap p ro x im a te ly  eq u a l to  th e  Si b a n d  g ap  ( l . l e V ) .  S im ilar re su lts  a re  o b serv ed  fo r 
p m o s stru c tu res , w h e re  V(b>0 .
S tress  in d u ced  leak ag e  cu rren t w as  fo u n d  to  b e  a  m u ch  la rg e r p ro b lem  in  th e  
H fS iO N  lay ers s tu d ied . T h e  d iffe ren c e  b e tw een  S IL C  fo r S iO N  an d  H fS iO N  is 
sh o w n  in  fig u re  5 .2 9 . L ay e rs  o f  s im ila r  E O T  stressed  a t co m p arab le  v o ltag es  are 
fo u n d  to  h av e  S IL C  a ro u n d  100 t im e s  th a t  o f  th e  S iO N  layers. T h e  m ajo rity  o f  the  
ad d itio n a l S IL C  is c rea ted  in  th e  f irs t fe w  seco n d s o f  th e  stress, a f te r w h ich  the 
S IL C  g en e ra tio n  s tead ie s  to  a  ra te  s im ila r  to  th a t in  S iO N . T h e  re su ltin g  e ffec t o f  
th e  h ig h  S IL C  is th a t  an y  b e n e fit  th a t  a rise s  fro m  u sin g  th e  h ig h -k  lay e r is q u ick ly  
lo s t a s  sh o w n  in  fig u re  5 .3 0 . T h e  ab so lu te  leak ag e  cu rren t d en sity  (J) a t + 1V  is 
p lo tte d  ag a in s t s tress  tim e  fo r  tw o  lay e rs  s tressed  at 2 .8V . T h e  ab so lu te  rise  in  J 
o v e r  tim e  fo r th e  S iO N  is  v e ry  sm all, w h e n  co m p ared  w ith  th a t fo r  th e  H fS iO N  
an d  th u s  a f te r  < 2 0 0 0 0 s  th e  le ak a g e  a t o p era tin g  v o ltag e  w ill be  g rea te r in  the 
H fS iO N .
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Figure 5.29. SILC measurements for HfSiON and SiON o f  comparable thickness show that SILC 
is a much greater problem in high-k layers than in SiON.
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The sense voltage response in HfSiON was very similar to that in SiON though the 
peak around V«, shifted, presumably due to Vfb shifts during the stress, attributed to 
the very high levels o f charge trapped in the stacks. In thicker layers, extraction of 
the SILC proved difficult for the same reason.
10
tot=a>
Q
c
2>
L—3
o o 1 - 1.38nm HfSiON 
1,44nm SiON
V , =2.8Vstress
10 100
S tre ss  T im e  (A)
1000
Figure 5.30: Gate current density during constant voltage stress shows that even though the initial 
leakage current is over 100 times lower for HfSiON, the effect o f  increased SILC means that the 
leakage quickly becomes comparable to that o f  SiON.
The HfSiON layers were found to have a significant transient component in the 
SILC measurement. Shown in figure 5.31 is the SILC for two different thicknesses 
o f HfSiON, measured from I-V curves at various time intervals following a 
constant voltage stress. There is no change with time for SiON. This transient 
component has been attributed the emptying of slow electron trap after the stress . 
As the transient component disappears after 600s, the steady state SILC is lower for 
the thicker layer as expected, as the probability o f trap assisted tunnelling is lower 
in the thicker layer. The thick layer shows quite a large transient component 
indicating that slow traps, further into the bulk o f the layer may also assist the 
process.
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Tim e
Figure 5.31: In HfSiON layers, SILC shows a transient component. The transient component is 
greater for thicker layers, as they have more bulk to store slow-emptying traps. The steady state 
SILC is lower for the thicker layer, as the tunnelling probability is lower.
As well as the power loss problem associated with leakage current through the gate, 
SILC causes a reduction in drive current in the SiON, where carriers that are being 
transported in the channel are lost to the gate via the trap assisted tunnelling 
process. The effect is shown in figure 5.32. In the case of the SiON layer, the drive 
current is reduced by ~5% during the device lifetime and the relationship between 
SILC and reduction in drive current is clear. The drive current vs. SILC for 
HfSiON is also shown in figure 5.32. The effect o f positive fixed charge trapping 
during the stress is evident, as the drive current is seen to increase. One would 
expect SILC to eventually dominate and cause a reduction in the drive current 
before breakdown. This however was not observed even for extremely low stress 
voltages. The increase in Id is not beneficial however, as it is accompanied by high 
threshold voltage shifts, and increased off-current, as the fixed charge attracts 
carriers to the channel even with no applied gate bias.
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Figure 5.32: Change in drive current vs. SILC. HfSiON shows a rise due to positive charge 
trapping. SiON layers were stressed at 2.8V and Ij was measured at Vg=VD=1.2V. HfSiON layers 
were stressed at 2.25V and measured at Vg=VD= l V.
5.8 Summary
This chapter has outlined the important electrical properties of a possible 
candidate for replacing SiON as gate dielectric for future CMOS technologies. 
The leakage current was found to be significantly lower than for SiON. The 10- 
year maximum operating voltage was found to fall short o f requirements, 
particularly at high temperature. However, the results also show the 
shortcomings o f the method used to determine oxide breakdown. The high- 
temperature behaviour o f the oxides was also found to have thickness 
dependence, with thinner layers showing less temperature acceleration than 
thicker ones. We have also examined the degradation o f MOSFETs with HfSiON 
gate dielectrics during stress, and compared the results with those for SiON 
dielectrics. Our findings allowed us to make some tentative conclusions about 
trap generation within the layers. For both materials, substrate injection causes 
the creation o f negative traps in the dielectric layers. The effect is more dramatic 
for HfSiON, confirmed by large Vt shifts, a larger degradation in gm, a larger 
change in sub-threshold swing, and a continuous degradation in the on-current. 
The effect is thickness dependent, with thicker layers, storing more charge,
137
further degrading the above-mentioned parameters. At extremely low values of 
Qinj, and low injection currents, the effects o f positive charge trapping are visible. 
These positive traps may be created by anode hole injection, but are only visible 
at low fluence. For gate injection, positive charge trapping is more prevalent. 
This again, could be due to carriers releasing holes at the anode. However, over 
time, the effects are swamped by a build-up o f negative traps. Negative charge 
trapping occurs very quickly in SiON and so negative Vt shifts are not observed. 
We noted from transconductance measurements that gate injection stress causes 
more interface traps than substrate injection, and this was confirmed with charge 
pumping measurements.
Finally stress induced leakage current was examined for both SiON and HfSiON 
layers. SILC was confirmed to be sense voltage dependent, with a peak around 
the flatband voltage o f the device in question. Bulk traps were found to play a 
part in SILC in ultrathin layers, in contradiction with some reports. The model of 
Nicollian et al was extended to include the presence o f bulk traps. SILC was 
found to be a greater problem in the HfSiON layers, and even though the initial 
leakage current is lower, the high level of SILC, quickly brings the leakage on a 
par with SiON layers. SILC was also found to have a transient component in the 
high-k layers.
In summary, devices with thin HfSiON oxides, which suffer least from Vt shifts 
and mobility degradation, are most likely to fall short o f tbd reliability criteria, 
and vice versa for thicker layers, and thus the future for these HfSiON layers is 
uncertain, unless reliability can be improved.
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Chapter 6: Chemical Characterisation o f Blanket 
SiON and HfSiON Gate Dielectrics Layers
6.1 In tro d u c tio n
This chapter examines some of the important material properties of silicon 
oxynitride and hafnium silicate dielectric layers, using the techniques outlined in 
chapter 2. The first part examines the SiON layers. The initial XPS study 
examines the chemical composition of the elements present, and the effect of 
varying sample preparation method on elemental concentration. The ratio of the 
Si2p oxide peak to the Si2p substrate peak is used to make an estimate of the 
layer thickness. The ARXPS study is used to determine the depth profile of the 
elements and prove that the detected carbon is surface localised. The depth 
profiles are then compared with sample preparation conditions. The synchrotron 
study allowed analysis of the valence band spectra and calculation of the valence 
band offset for the layers. The Si2p4+ peak width was also studied and compared 
with findings in the literature. Finally, SIMS was used to confirm depth profile 
information. The preparation methods for the SiON layers studied are 
summarised in Table 1. SiON samples had a base oxide o f Si02 grown by in-situ 
steam generation, and the nitridation was carried out by an rf  decoupled plasma 
at a frequency of 10kHz, a pressure of lOmTorr, 100% N2, and for 15 seconds. 
The only variations were base oxide thickness, plasma effective power and post 
nitridation anneal.
The aim of decoupled plasma nitration (DPN) is to specifically incorporate a 
high level of nitrogen preferentially onto the top surface o f an ultra thin gate 
oxide1. More conventional methods of nitration, namely N2O or NO thermal 
nitration have been reported to result in the build up o f nitrogen at the 
oxide/substrate interface. In order to limit boron penetration from the polysilicon 
gate in p-channel MOSFETs it is more advantageous to have the nitrogen 
preferentially at the oxide/poly silicon interface rather than the oxide/substrate 
interface. Plasma nitration processes allow a high degree o f control of the 
concentration o f nitrogen incorporated into the layer and SIMS profiles of the
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nitrogen concentration have confirmed that the nitrogen is predominantly surface 
localised2.
Sample Base Ox 
(nm)
Power
(W)
PNA Optical
th.
(nm)
1 0.8 1125 1000°C, 0.5 Torr, 0 2, 15s. 1.36
2 1.0 1750 1000°C, 0.5 Torr, 0 2, 15s. 1.47
3 1.2 2375 1000°C, 0.5 Torr, 0 2, 15s. 1.56
4 1 1250 1000°C, 0.5 Torr, 0 2, 15s, 
+900°C, 100 Torr, H2, 60s
1.40
Table 6.1 : Growth conditions for SiON samples.
The HfSiON layers underwent a similar analysis. The synchrotron study also 
included analysis o f the H f4f peak, and X-ray absorption measurements.
The samples were prepared by carrying out an IMEC clean. Following this, the 
H f02 and S i02 were simultaneously deposited by MOCVD at 485°C. 
Subsequently one of the samples was annealed in N H 3, one in N 2, one sample 
was not nitrided. A summary of the resulting layers is shown in Table 6.2. Thus, 
the main focus o f the study was the effect o f nitridation on the layers.
Sample H f0 2/S i0 2 Anneal
1 60%/40% N2@1000°C 60Sec
2 47%/53% NH3@800°C
60Sec
3 47%/53% No anneal
Table 6.2: Growth conditions for HfSiON samples
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6.2 Characterisation of SiON Layers
6.2.1 XPS
The initial survey scans for the SiON layers are shown in figure 6.1. The spectra 
display peaks associated with Si2p, Si 2s, O ls, C ls and N ls  as expected. 
Valence band peaks can just be made out at high kinetic energy. Only one 
nitrogen peak is observed, indicating that there is one type o f nitrogen present. 
Other studies3 have shown more than one N ls  peak for different methods of 
nitridation, which resulted in the N being concentrated at the oxide/Si interface. 
The N ls  peak is at similar kinetic energy as that found in Si3N4. This suggests 
that the nitrogen is preferentially bonded to Si atoms. The nitrogen 
concentrations for the layers were found to vary from 12.07% to 15.4%, which is 
quite high compared with other studies, which use more conventional nitration 
methods4. It appears then, the pulsed DPN method is capable o f incorporating a 
large amount o f nitrogen in the layer. The highest concentration was achieved for 
sample 3, with the highest rf-power. The calculated elemental concentrations for 
the four layers is shown in Table 6.3.
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Figure 6.1: W ide energy window survey scans for SiON samples show the presence o f all 
expected elements.
Sample Silicon (%) Oxygen (%) Nitrogen (%) Carbon (%)
1 22.4 57.2 13.0 7.4
2 22.6 54.4 14.9 8.1
3 23.3 57.1 15.4 4.2
4 23.7 61.7 12.1 2.5
Sample Silicon (%) Oxygen (%) Nitrogen (%)
1 24.2 61.6 14.2
2 24.6 59.2 16.2
3 24.3 59.6 16.1
4 24.3 63.3 12.4
Table 6.3: (a) Elemental concentrations for all four SiON samples as calculated by XPS. (b) The 
same data, with carbon assumed to be surface localised and thus removed, make a more 
quantitative analysis possible.
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The elemental concentrations show that increasing the plasma power increases 
the nitrogen concentration, with the exception o f the layer that has a subsequent 
anneal in H2. Table 6.3b shows the data with the carbon contribution removed, as 
it is assumed to be surface localised. This is confirmed later in this chapter. 
Removal of the carbon contribution shows that there is very little difference in 
the silicon concentration independent o f  preparation method. Any increase in 
nitrogen is associated with a decrease in oxygen, furthering the idea that the 
nitrogen bonds primarily to Si.
6.2.2 ARXPS Study
As outlined in Chapter 2, further information can be obtained by varying the 
electron take off angle. Measurements were performed from 0 0 to 60°, at 5° 
intervals. The carbon peak was confirmed to be due to surface localised 
contamination by this method. The increase in carbon concentration as a function 
o f angle is shown in figure 6.2. For all samples, the detected concentration rises 
linearly with cos 0, showing that the carbon is located as a layer on the surface. 
The carbon can thus be modelled as a thin layer that resides on top o f the 
dielectric layer, which in turn lies on the Si substrate.
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Figure 6.2: Variation o f  carbon signal as a function o f  cos 0. The linear increase in carbon 
concentration shows that it is a surface localised layer.
Figure 6.3 shows the Si2p peak for angles between 0 and 40°. The peak at 
1148.5eV kinetic energy is from the silicon atoms in the substrate, while the peak 
at 1144.7 is due to the silicon atoms in the overlayer. The intensity o f the 
overlayer silicon peak becomes greater with increasing angle as expected, as the 
technique becomes more sensitive to the surface layers. Also, as angle is
increased, the oxide peak is drawn closer to the substrate peak, that is, the
chemical shift5 is reduced. This indicates a tendency toward bonds with a lower 
binding energy than Si-O bonds, i.e. more Si-N bond formation, and is a first 
indication that nitrogen is primarily located at the top surface o f the layers. The 
shift is ~0.3eV at 40°. On examining the N ls  peak (figure 6.4), it too is seen to 
shift to lower binding energy at increased angle. The position of the N ls  peak 
relative to the Si2p substrate peak was monitored to confirm that the shift is a 
chemical one, and not due to oxide charging effects. It has been noted that the 
N ls  peak shifts to higher binding energies for increased thickness6 and so N
atoms at the interface may indeed have different bonding properties to those in
the bulk.
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Figure 6.3 Si2p peaks for a number o f  take o ff angles. As take o ff angle increases, the oxide peak 
shifts to lower binding energies with respect to the substrate peak, indicating that the overlayer Si 
is involved in lower energy bonds at the surface.
Kinetic Energy (eV)
Figure 6.4 The N ls  peak also shifts to lower binding energies, and so is involved in lower energy 
bonds at the surface.
The interfacial component is generally thought to result from N-SÎ3 bonds and 
the bulk from some configuration that yields a higher binding energy7. As the
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angle is increased, photoemission from the N-SÎ3 bonds dominates, and so the
peak shifts to lower binding energy. The bulk configuration is not well
• • « • • 8 understood and various possibilities (N-SÎ20, N-SiCh) have been proposed .
Takahashi et al9 have carried out a detailed study showing that the N bonding
tendencies are dictated by the temperature o f the plasma nitridation. Our results
agree in that high temperature nitridation yields a single N peak. In Takahashi’s
study9, lower temperature processes were shown to have more than one nitrogen
peak.
This indication that the nitrogen is preferentially located at the Si/SiON interface 
was further investigated, firstly by examining in the N ls  peak height as a 
function o f Cos 0. If a linear relationship is observed, then the N is uniformly 
distributed throughout the layer, whereas if  the signal falls off more slowly than 
Cos 0, the N is located nearer the Si/SiON interface. Results for all samples are 
shown in figure 6.5.
Cos 9
Figure 6.5: Variation o f  nitrogen signal as a function o f  cos 0. Data are normalised to peak height 
at normal emission
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Angles up to 75° are shown. The straight line represents the linear dependence of 
a uniformly distributed element. In all cases the nitrogen can be seen to be 
surface localised. Differences between the samples begin to emerge at extreme 
angles, whereby the signal in sample 1 (low plasma power) indicates that the 
nitrogen is not as concentrated at the upper surface, whereas sample 4 (extra 
anneal) shows the nitrogen signal to be remain significantly strong, even at 
extreme take off angles, indicating that the nitrogen is strongly concentrated at 
the surface. It is possible that the extra anneal causes this effect. Further proof 
that mainly Si-N bonds exist at the upper surface o f the dielectric layer is shown 
in figure 6.6, where the ratio o f the N ls  peak to the Si2p/01s peaks is plotted vs. 
cos (0). Close to normal emission where the sampling depth is a maximum into 
the material, the ratio N/O is quite small, indicating an abundance o f O atoms. As 
the angle increases, the N signal intensity increases with respect to the O (while 
decreasing with respect to Si), indicating that N atoms replace O atoms at the 
surface.
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Figure 6.6: Ratio o f  N ls  to S i2p/01s peak heights for varying angle. The increase o f  the N/O 
ratio at high angle, where the technique is most surface sensitive, shows that N atoms replace O 
atoms near the surface, forming a Si3N4 like chemistry at the top o f the dielectric layer.
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An ARXPS program10 was used to model the layer in this way, in an attempt to 
determine the thickness of the carbon contamination layer. The software 
calculates the optimum thickness to fit the N ls  signal as a function o f angle for 
the 3 layers system, with the only variable being the thickness o f the carbon 
layer. Figure 6.7 shows the fit calculated for sample 1 (7.4%) carbon. The 
software obtains this best fit for a 0.26nm layer o f carbon covering 92% of the 
surface.
Figure 6.7: Calculated best fit for N ls  peak height as a function o f angle based on a 3-layer 
system give a carbon layer thickness o f  0.26nm.
6.2.3 Soft XPS U sing Synchrotron Radiation
This section outlines the results obtained for the same SiON layers, on the U4A 
beamline at the NSLS. As mentioned, the benefits o f synchrotron radiation over 
conventional XPS include tuneable photon energy, and very high resolution. 
Figure 6.8 shows the Si2p4+ spectra for our SiON samples taken at a photon 
energy of 130eV. The inherent surface sensitivity o f the technique is apparent in 
the fact that the substrate silicon peak at 26.7eV kinetic energy is only just 
observable. The peaks show no dependence on how the samples were prepared.
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In order to simplify the peak shape that inherently contains the Si 2p V2 and Si 2p 
3/2 component, a spin-orbit stripping program11 was used to remove the Si2p V2 
component. The data was then fitted using a single Gaussian profile in order to 
extract the full width at half maximum (FWHM) for comparison with other 
studies. The values for the FWHM were between 1.38eV and 1.55eV. The 
narrowest peak corresponds to a layer which underwent an additional post 
nitration anneal (PNA) in H2. The widest peak is found in the layer grown with 
the highest plasma effective power indicating a wider distribution of chemical 
bonding environments in the layer.
20 22 24 26 28
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Figure 6.8: Si2p 4+ spectra for SiON samples with different recipes show no notable differences. Layers are 
just thin enough so as that a substrate signal can be seen at 26.8 eV
These values for the FWHM are significantly larger than the value for SiC>2 
( l.leV ) in agreement with Keister et a l12, confirming the fact that a more 
complex chemical environment exists in SiON layers compared to pure S i02.
The valence band spectrum for an SiON layer illustrated in figure 6.9 shows a 
large N(2s) peak due to the high nitrogen concentrations attained by using a 
pulsed plasma. Once again, spectra for all preparation methods are identical and 
appear similar to those in reported in the literature 9.
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Valence band offsets for the SiOxN y/Si system can be estimated by looking at the 
valence band edge that appears between 72 and 77eV in figure 6.10. The valence 
band maximum (VBM) for a S i0 2 dielectric layer has been established to be 
4.4eV below the silicon VBM giving a 4.4eV band offset. In the SiON samples 
there is also a valence band maximum associated with nitrided layer and so the 
energy band diagram of the interface is graded because of the presence of 
nitrogen. The valence band maximum of the Si substrate occurs when the Si- 
substrate valence band signal drops to zero. The difference between the two is 
equal to the valence band offset. However, because the Si-substrate valence band 
peak is not well defined it is quite difficult to estimate the offsets. Shown in 
figure 6.10 is the valence band edge that appears between 72 and 77eV in figure 
6.9, at lower photon energy for our SiON samples. From this it is clear that there 
are 2 offsets visible: The S i02 offset at 4.4eV, the SiON offset at 2.8eV. Note 
that the Si offset is estimated with respect to the valence band offset o f S i02 
[Ev(S i02)] in accordance with the findings of Keister et al13. Thus the S i0 2/Si0N 
offset is found to be 1.6eV, and the SiON/Si offset is 2.8eV. The differences 
from Keister et al13 may be attributable to the fact that their study involved the 
deposition of a SiaNt interfacial layer.
K ine tic  Energy (eV)
Figure 6.9: Valence band spectrum at a photon energy of 80eV.
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Figure 6.10: Valence band edge at an energy of 20eV. Two offsets are clearly visible.
Using the information about the valence band offsets and data from the 
literature13, a schematic diagram of the band structure can be constructed. This is 
presented in figure 6.11
Substrate (Less N) Gate (High N Concentration)
1.15eV
2.15eV
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Figure 6.11: Schematic diagram of the oxide/Si band structure. The conduction band data are taken from 
Lucovsky et al. The valence band data are based on our results.
6.2.4 SIMS
All samples were depth profiled using SIMS as detailed in Chapter 2. A typical 
positive SIMS scan showing C, N, Si, and S i-0  compounds is shown in figure 
6.12. The signal from the surface localised carbon, and the nitrogen that resides 
predominantly at the surface are seen to drop off very quickly as expected.
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Figure 6.12: SIMS depth profile showing the rapid fall in nitrogen signal at the upper surface. Carbon also 
falls quickly, indicating that it is surface localised.
The SIMS spectra correlate well with results from ARXPS and further analysis 
was not undertaken.
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6.3 Characterisation of HfSiO and HfSiON Layers
6.3.1 XPS and ARXPS Study
The initial XPS study of the HfSiO layer without a post deposition anneal 
revealed concentrations as follows: O: 67.7% Si: 18.2% Hf: 14.1% when the 
surface carbon signal is excluded. Stoichiometric S i02 has a 2:1 ratio o f oxygen: 
silicon, so it is clear that within the layer, the H f atoms take the place o f the Si. 
With S i02 and SiON, it is possible to estimate the thickness of the layer using 
XPS, by comparing the peak heights o f the Si substrate peak, and the Si oxide 
peak (figure 6.13),using the equation x=A,f cosO ln(l-l/Q ), where Q=(ISub/Ioveriayer) 
x 0.7.
This method proved quite successful in estimating the thickness of the SiON 
layers, however, this is only possible when the density of silicon atoms is close to 
that o f S i0 2. This is not the case in HfSiON and so the thickness o f the layers 
cannot be estimated in this way, as the concentration of silicon in the dielectric 
layer is not accurately known.
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K ine tic  Energy (eV)
Figure 6.13: Si2p peak for a HfSiON sample. The layer thickness cannot be estimated from the relative peak 
heights, as it can with Si03.
Figure 6.14 shows that at increased angle, the ratio S i:0  falls and the ratio Hf: O 
rises. This suggests that the dielectric layer is H f02-like at the upper surface, and 
S i0 2-like at the Si interface. The oxygen Is peak can also be used to confirm 
this. The peak is made up o f two components. One component is from oxygen in 
Hf02 and the other is from oxygen in S i0 2. The oxygen peak can be fitted as 
such to give the percentage o f oxygen attributed to each, as shown in figure 6.15. 
In this case, the ratio is 53.5% S i0 2. 46.5% H f02.
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C o s  0
Figure 6.14: The ratio of the intensities of the Si and Hf peaks to the O peaks at various angles indicated that 
the Hf is located in the upper part of the layer.
Kinetic Energy (eV)
Figure 6.15: The 01s peak can be fitted with two components. One from oxygen in a Hf02 matrix and from a 
Si02 matrix.
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Results for the layer annealed in N2 were similar to those presented for the non­
annealed sample, with a very slight amount (<3%) o f N incorporated into the 
layer. The small amount of N present made depth profiling difficult, and results 
differed little from those with no anneal, with a H f02-like layer sitting on top of a 
SiC>2 like layer. The N content was too small to accurately determine how it 
varied with angle. A high level o f surface carbon contamination further 
complicated the angular study.
However, the sample annealed in N H 3 showed N concentration -10.5%  and so 
even though similar problems with carbon contamination were present, some 
interesting depth profile results (fig. 6.16) were obtained. The carbon was again 
confirmed to be surface localised.
The measured concentrations for the elements in the layer are shown in Table 
6.4.
Element Normal 15°
OOCO 45°
00^0
Silicon 19.2% 20% 20.5% 20.6% 21.1%
Nitrogen 10.5% 11% 10.2% 9.5% 7.1%
Oxygen 59.2% 58.4% 57.1% 56.3% 56.7%
Hafnium 11.1% 11.6% 12.2% 13.6% 15.1%
Table 6.4: Measured elemental concentrations for NH3 annealed HfSiON sample, as a function of 
take o ff angle.
From the summary in Table 6.4, the concentration of silicon detected appears 
relatively constant as a function of angle, indicating that it is uniformly 
distributed through the film. The oxygen content drops slightly at increased 
angle, along with the nitrogen signal which shows a large drop (relative to the 
concentration at normal emission). This indicates that the nitrogen is very much 
concentrated at the oxide/Si interface, and the oxygen is slightly concentrated in 
the bottom half of the layer. The hafnium on the other hand increases 
significantly at increased angle, and so it is concentrated at the upper surface. 
This information allows us to speculate that the film is structured as a layer with 
SiON-like chemistry at the substrate interface, and a layer with HfSiO-like
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chemistry at the upper surface, with a graded transition region in between. The 
ratios o f  the Hf4f peak heights and the N ls  peak heights for the N H 3 annealed 
sample as a function o f angle are plotted in figure 6.16.
The ratio varies linearly with cos 0, indicating the N replaces H f in a Si-0 
environment deeper into the layer. This agrees with the findings o f Lysaght et 
al14, who found that the N replaces H f in their layers that were prepared in a 
similar fashion, nitrided in NH3 at 800°C. When the temperature is raised to 
900°C however, they find that the N exchanges more with O.
Cos 0
Figure 6.16: Ratio of N1s to Hf4f peak heights. The ratio changes linearly with cos 0. This indicates a 
transition from HfSiO to SiON deeper into the layer.
6.3.2 SIM S Results
SIMS results show the effect o f nitrogen incorporation on the H f depth profile. 
Figure 6.17 shows the normalised SIMS depth profile for H f in the layers under 
consideration. The profiles are very similar for the samples regardless o f whether 
or not nitrogen is present. Both samples show a high concentration o f H f at the 
upper interface, the only difference being that hafnium is slightly more 
concentrated at the upper interface (i.e. the SIMS signal falls more rapidly) for 
the sample with no anneal. This indicates that the incorporation o f the N may
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cause the H f to diffuse through the layer slightly, giving a more graded film. The 
two layers are drawn schematically in figure 6.18 based on the ARXPS and 
SIMS results. The main difference between the two is that in the nitrided layer, 
silicon is found to be distributed uniformly throughout the layer. As the nitrogen 
has a higher concentration deeper into the layer, we can speculate that the N 
atoms replace Si, which is brought to the surface.
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Figure 6.17: SIMS plot normalised to maximum intensity shows that the signal falls slightly faster for the 
sample with no nitridation, indicating the hafnium is more concentrated at the interface.
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Figure 6.18: Schematic diagram of the depth profile of both nitrided (annealed in NH3) and non-nitrided 
hafnium silicate samples, as indicated by experimental results
6.3.3 Soft XPS using Synchrotron Radiation
The HfSiO samples underwent a similar set o f experiments to the SiON at the 
NSLS. The HfSiON Si2p4+ spectrum was acquired for all samples, spin-orbit 
stripped and curve fitted, and the FWHM was extracted. The fit for one sample is 
shown in figure 6.19 at a photon energy o f 130eV. From the scan it is clear that 
the HfSiON layers are thicker than the sampling depth o f the technique as no 
evidence o f the substrate peak can be detected. Even at high photon energies of 
180eV, which have greater sampling depth into the material, no substrate signal 
could be detected.
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Figure 6.19: HfSiO Si2p 4+ for a sample with no PDA, showing how the FWHM was extracted.
The extracted Si 2p4+ FWHM for the 3 samples, one with no PDA, one with 
PDA in N 2 and one with PDA in NH3 were 1.46eV, 1.43eV and 1.47eV 
respectively, indicating that PDA has no measurable effect on the Si2p 4+ width. 
These widths agree well with results for thick (Hf0 2 ) o.25(SiC>2) 0.75 films reported 
by Ulrich et al15. Note also that our peak widths are very similar to those 
obtained for SiON samples.
In addition to the Si2p peak widths, the Hf4f peaks (figure 6.20 for the HfSiON 
layers were also examined. The average energy splitting (the energy gap between 
the two peaks) was 1.6 6 eV and the branching ratio (relative height o f the two 
peaks) was 0.71. This is slightly lower than expected, perhaps due to the 
background fitting technique. The Lorentzian width was fixed at 0.15eV and the 
Gaussian FWHM was measured.
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Figure 6.20: Hf4f peaks for all samples studied fit with a Gaussian/Lorenzian peak shape. Post deposition 
annealing affects the peak widths slightly.
The fits showed that the sample with no anneal had the narrowest width at 1.2eV, 
and those with an anneal were both significantly wider at 1.38eV. This indicates 
that the annealing process induces a more complex chemical environment. The 
value for the non-annealed film is similar to the obtained by Ulrich et al 11 for a 
pure Hf0 2  layer, however the peaks for the other films are significantly broader 
than Ulrich’s findings.
The valence band spectra acquired at 80eV for two o f the HfSiO layers are 
shown alongside a SiON valence band spectrum in figure 6.21. The spectra are 
similar, however the N peaks are much stronger for the SiON sample. The N2p 
peak at 6 6 eV appears as a shoulder on 02p peak, and the N2s peak at ~52eV is 
barely visible, even though the N concentrations are similar in the NH3 annealed 
HfSiON layer and the SiON. A possible reason the peak intensity is so low is that 
as we have seen from XPS, the N in the HfSiON samples is concentrated deep 
into the layer. As the sampling depth o f the SXPS equipment is less than the 
oxide thickness, it is possible that much o f the N is not being probed by the 
technique, and so only very small peaks are observed.
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Figure 6.21: Valence band spectra for 2 HfSiO layer. A SiON layer is shown for comparison. 
The N  peaks are not visible for the N H 3 annealed HfSiON because the N 2 is located beyond the 
sampling depth.
These findings are in agreement with the work o f Renault et al16 on stacked 
Hf0 2 /Si0 2  layers. The angular XPS study has shown that our silicate layers also 
have SiON preferentially located at the interface, and the attenuation of 65eV N 
peak and broadening o f the 6 8 eV O peak could be caused by the presence o f a 
Hf0 2 -like layer on top.
The band offsets for a HfSiON layers is shown in figure 6.22 and again 
compared with the results for SiON. The valence band offset is shifted for the 
HfSiON layers with respect to the SiON, in agreement with the findings of 
Renault et al12. Knowing that the valence band offset for the Si0 2  system is 
4.4eV we can calculate that the offsets o f the silicate layers are 3.62eV and 
3.43eV for the layers with no anneal and NH 3 anneal respectively.
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Figure 6.22: Valence band offsets for a HfSiON sample. A SiON sample is shown for comparison
In both cases, the offset is not very clear and there is still significant signal at 
kinetic energies above the extrapolated valence band offsets. This may be due to 
interface states within the band gap. Referring back to figure 5.1, the calculated 
offsets are very similar to those for pure HfC>2. The gap between the SiON 
valence band offset and the HfSiON offset is ~ leV . This agrees well with 
literature values12.
6.3.4 X-ray A bsorption Spectroscopy
The Sofit-XPS results discussed above give information about the valence band 
offset in the layers. As described in chapter 2, the conduction band offset can be 
extracted from XAS measurements. The HfSiON samples were measured by 
XAS and the results for the oxygen absorption edge are shown in figure 6.23. 
Also shown for reference are XAS O edge spectra for NiO (used as a reference 
metal-oxide), and Hf0 2  powder.
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Figure 6.23: Oxygen K edge XAS spectrum for HfSiON samples. Conduction band offsets can be measured 
by comparing the absorption edges with that of Si02.
The absorption edge is visible at 532eV for the samples. When compared with 
the O absorption edge for Si02, a difference o f between 2.8eV and 3eV is 
observed with the sample with no anneal having the lowest difference, and the 
N H 3 annealed sample having the largest offset. The conduction band offsets are 
thus between 2.8 and 3eV lower than for SiC>2, which has a widely accepted 
value of 3.3eV, giving offsets o f between 0.3eV and 0.5eV. These values are 
much lower than the 1.5eV reported for pure HfC>2, and do not represent a 
significant barrier to tunnelling electrons.
By combining the conduction band and valence band offsets from photoemission 
and x-ray absorption measurements respectively, figure 6.24 presents a 
schematic illustration o f the band structure o f the layers with and without NH3 
anneals. Interestingly, the total bandgap o f the two; that is (Eg(Si)+AEv+AEc) are 
almost equal at slightly above 5eV. The sample with no anneal has a slightly 
lower conduction band offset and higher valence band offset than the annealed 
sample. The interface is shown as slightly graded for the non-annealed sample in 
accordance with valence band offset measurements, presumably due to interface
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states. The annealed sample shows a more severe grading because o f the 
combined effect o f interface states and nitrogen incorporation.
Sample with rio PDA PDA in NH3
Figure 6.24: Schematic diagrams of HfSiON band structures based on synchrotron results. The band gaps 
are identical, however the conduction band and valence band offsets differ.
6.4 S u m m a ry
This chapter presents some interesting results on the chemistry o f ultrathin 
dielectric layers, using fundamental surface analysis techniques. Conventional 
ultrathin SiON layers nitrided by pulsed rf-DPN were found to have a high N 
content, which is beneficial in suppressing boron penetration, reducing interface 
states and increasing the dielectric constant. ARXPS showed that the N  was 
concentrated near the surface o f the layer particularly when a high rf-plasma 
power or a PNA in H2 were used. The shift in the kinetic energy position o f the 
N ls  peak at high take off angles, and SIMS depth profile measurements further 
confirmed this N profile. Synchrotron measurements showed that the Si2p peak 
width was wider than for S i0 2 representing a broader range o f chemical states as 
would be expected. The peak widths were similar to those found in literature. 
Valence band spectra were also similar to those previously reported, and the
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valence band offset was found to have 2 components, one relating to the 
SiCVSiON transition region and one from the SiON/Si interface. This results in a 
stepped valence band offset.
The hafnium silicate samples underwent a similar analysis. In the sample that 
had no PDA, the SiC>2 and HfC>2 was found to form a layered type structure, with 
a H f0 2 rich layer above a SiCh rich layer. For the sample with a PDA in N2, the 
Si and O were found to be distributed uniformly through the layer, with Hf 
present in the upper part of the layer and N replacing it further down, towards the 
substrate interface. This layer can be roughly described as a layer of HfSiO, 
grading into SiON at the interface. The synchrotron measurements showed wider 
Si2p peaks than the SiON as expected and Hf4f peak widths that were very 
similar to a (H f02) o.2s(Si02) 0.75 mixture studied by Ulrich et al16. Valence band 
spectra were affected by the low sampling depth of the technique, and because 
the N was located deep in the layer, the N peaks were attenuated. Valence band 
offsets showed only one component and a significant number o f electrons were 
detected beyond the extrapolated offset, possibly due to interface states, or 
nitrogen incorporation. XAS measurements showed the layers to have very low 
conduction band offsets (0.3eV-0.5eV). Such low conduction band offsets mean 
that any benefit of using a physically thicker layer may be outweighed by the 
increasing tunnel current caused by the low barrier to tunnelling electrons.The 
total bandgap of the layers was found to be ~5eV. This is much lower than the 
~7eV that Takeuchi et al17 found for films with a similar ratio o f Hf/Si+Hf.
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Chapter 7: Conclusions and Future Directions
This chapter contains a brief summary o f the key results from this work, and the 
important conclusions that can be drawn from the measurements. The second 
section of the chapter deals with future directions of CMOS technology with an 
emphasis on the gate dielectric.
7.1 Conclusions of this Work
7.1.1 E lectrical M easurem ents
Chapters 4 and 5 detail the experimental results for electrical testing of ultra-thin 
oxide layers, using conventional testing techniques. Although the methods used 
are conventional, a number o f issues arise when dealing with layers in the sub- 
two nanometre thickness range, and such issues are the main focus of the first 
part o f chapter 4. The first point is that because the layers are so thin, and the 
leakage current so high, results for a number of techniques are very difficult, if 
not impossible to comprehend. Only the smallest test structures can be used, as 
series resistance becomes a problem with larger devices. Charge pumping 
currents appear as a bump on the leakage current profile and in the thinnest of 
layers (with the highest leakage current) the charge pumping current is 
undetectable. Neutral electron trap densities can no longer be measured by filling 
the traps and measuring current as, in ultrathin layers, the traps empty much too 
quickly.
O f course, the most important point when measuring on ultrathin layers is the 
difficulty in making a reliability prediction using conventional methods. The 
determination o f tbd becomes difficult, as the current rise associated with tbd is 
progressive. Using such methods results in very high Weibull slopes, and low 
voltage acceleration, and a relationship between the two, which has not been 
observed before. After some further analysis, it was found that measuring the tbd 
as the time to a significant current increase is not correct. The breakdown path 
actually forms long before this, but only has a very slight current rise associated
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with it. Thus, measuring tbd at the point where the current begins to rise, is 
actually a measure o f the resistance of the breakdown path to wearout, and this is 
the reason for the high Weibull slopes and low voltage acceleration.
Even with this knowledge, making an accurate reliability projection proves very 
difficult. When the current begins to rise after breakdown, it does so quite 
slowly, and some FETs can in fact continue to function long after the oxide has 
broken down. It would therefore be illogical to categorise an oxide as broken, 
when the device into which it is fabricated continues to function. The ability of 
the devices to function after breakdown is dictated by several parameters; the 
location of the breakdown, the device aspect ratio, whether the device is nmos or 
pmos, amongst others. Because the location o f the breakdown path is random, it 
is then almost impossible to make a lifetime prediction based on (tbd + post bd 
time), because every device will have a different post bd time.
The high temperature study was also complicated by the difficulty in breakdown 
detection. As the breakdown becomes ‘softer’ at high temperature, using a high 
current trigger results in measuring the tbd even further into the progressive 
wearout regime, and so relating data acquired at room temperature and elevated 
temperature becomes difficult.
The main conclusions of Chapter 4 are ultimately based on the methodology of 
time dependent dielectric breakdown in ultra-thin layers, and not on the actual 
performance of the particular SiON layers used in the study. The initial idea was 
to evaluate the layers in comparison with conventional SiC>2. However, using the 
same measurement methods was not comparing ‘like-with-like’ due to the 
behaviour o f ultrathin layers, and so the focus switched to addressing the 
measurement problems.
The high-k layers, studied in chapter 5 show similar measurement behaviour to 
the SiON, in that the actual tbd is quite difficult to detect, particularly when the I-t 
trace contains many features that appear as breakdowns but shortly afterwards 
the current and noise reduce to their original level. Using conventional tbd 
triggers (i.e. current level) results in a much lower than expected Weibull slope. 
This is because breakdown can be triggered by a path within the oxide that 
consists o f fewer traps, and thus has a lower associated Weibull slope. So with 
physically thicker high-k layers, it is possible to overestimate the Weibull slope 
as with the SiON layers but also to underestimate it. The low voltage acceleration
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values measured could have been due to a measurement artefact, or it is possible 
that trap generation in HfSiON has lower voltage acceleration than in SiON.
The high temperature work shows the temperature dependence of tbd also has a 
thickness dependence, in that the tbd at two different temperatures for a thin layer 
will be much closer together than for a thick layer. This shows that bulk trapping 
is responsible for the temperature dependence, and the more bulk, the more 
temperature dependence observed.
The problem of charge trapping in HfSiON was found to be a much greater threat 
to devices than in SiON and this was investigated in detail. There were excessive 
threshold voltage shifts in thicker layers, even after only a few hundred seconds 
at operating voltage, attributed to bulk charge trapping. This trapped charge 
coupled with interface charge trapping led to severe transconductance 
degradation and sub-threshold swing. The charge trapping was investigated in 
terms o f gate injection vs. substrate injection stress, and it was demonstrated that 
substrate injection caused more bulk trapping, while interface trapping was more 
severe when using gate injection.
In terms of device operation, the large charge trapping causes a constant 
degradation in the on-current of FET during device lifetime. Behaviour in the 
post breakdown regime was erratic, whereby even on devices of the same aspect 
ratio and with breakdown in the same location, some devices would continue to 
function for quite some time, and others would cease to function immediately. 
Stress induced leakage current was found to be sense voltage dependent, and this 
dependence was attributed to bulk traps which assisted tunnelling at gate 
voltages approximately equal to the device flatband voltage. The initial trapping 
in HfSiON leads to a large SILC level compared with SiON, and thus any 
leakage current reduction from the high-k material is quickly cancelled out.
7.1.2 Surface Analysis Results
The surface analysis study consisted o f 3 main sections: the determination of 
elemental concentrations from XPS, the depth profile of the elements within the 
layer using angular XPS, and determination o f the valence band offsets from soft
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x-ray photoemission. The depth profile information from ARXPS was confirmed 
with SIMS measurements.
For the SiON, XPS showed layers had -24%  Si independent of preparation and 
nitrogen content. The remaining 76% was divided between N and O depending 
on the amount o f N incorporated. This showed that N takes the place of O atoms 
when it is incorporated. The angular results showed that the oxide Si2p peak was 
drawn to lower binding energies at high angle, where the technique is most 
surface sensitive. This was also true o f the N ls  peak. This indicated that the N 
was located in the upper part of the layer. Analysing the N ls  peak height as a 
function o f angle supported this. The layers were Si3N4 like in the upper part and 
S i02 like in the lower part at the interface. This profile was confirmed with 
SIMS.
Synchrotron measurements showed Si2p peak widths o f 1.38eV-1.55eV, wider 
than S i0 2 as expected. Valence band spectra were used to calculate the valence 
band offset. When looking at thin SiON layers there are actually two offsets to 
consider, as the nitrogen alters the band structure. The S i02/S i0N  VB offset was 
calculated as 1.6eV and the SiON/Si offset as 2.8cV.
The HfSiON study consisted of layers with and without nitrogen. The layer with 
no N showed concentrations o f 0 -6 8 %  Si—18% and Hf~14%, indicating the H f 
takes the place o f Si, when compared with S i02. The angular results for the layer 
shows that it is not uniform, but that H f0 2 preferentially forms at the top surface 
and S i0 2 at the bottom. Fitting the 01s peak with 2 components at increasing 
angle confirms this. For the NH3 annealed layer, concentrations o f Si—19% 
0 -5 9 %  H f~ l1 % N ~ l l %  were observed. At increasing angle, the ratio o f N /H f 
was found to fall indicating that the Hf was located at the upper interface, and the 
N at the lower interface. The Si and O concentrations were found to be relatively 
constant as a function o f angle. The layer is thus HfSiO-like at the top surface, 
and becomes SiON-like at the interface. This profile was also confirmed with 
SIMS measurements.
Soft XPS yielded Si2p widths o f ~1.45eV for all samples, which agree with 
results in literature. The Hf4f width was 1.2eV for the sample with no anneal and
1.38eV for both samples that underwent an anneal. Valence band spectra were 
similar to those for SiON. However, they showed almost no N was present. This
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was presumed to be because the N was located deep in the layer, beyond the 
sampling depth of the technique.
The valence band offset was difficult to extract, as there was no clear cut off, so 
it was extrapolated and measured as being between 3.4-3.6eV. These values are 
similar to those reported for Hf02. The conduction band offset was also 
measured for the HfSiON using x-ray absorption spectroscopy. When compared 
with S i02 differences o f between 2.8ev and 3eV were observed, giving offsets o f 
0.3eV and 0.5eV depending on whether nitrogen was present. Taking results 
from both valence band and conduction band offsets, the bandgap of the layers 
was calculated as ~5eV.
7.2 The Future for High-k Dielectrics1
As the results in this thesis show, furthering the properties of SiON may prove 
difficult and even if  further advances are made, reliability will more than likely 
remain uncertain. Replacing SiON is certainly not a simple matter of finding a 
material with a high dielectric constant and ‘plugging it in’. The replacement 
material must meet all o f a number of conditions, such as having a sufficient 
barrier height. The HfSiON layers were found have a conduction band offset as 
low as 0.3eV, which is unacceptably low. Further to this, the material must have 
good thermodynamic stability on Si. Almost all materials analysed to date form a 
parasitic Si02-like layer at the interface. This has the effect of lowering the 
dielectric constant and thus the overall capacitance. Our HfSiO layer showed 
phase separation into S i0 2 and H f0 2.
The interface quality is also very important. The target is to have an interface 
quality as close to S i02 as possible, with <2x10 10 states/cm2. Our layers show 
that this goal is achievable with ~5-6xl010/cm2, possibly due to the formation of 
S i02 at the interface. For this reason, stacks o f high-k material on S i02 are being 
investigated, to take advantage o f the high quality interface of the S i02 and the 
high-k of the metal oxide.
The crystallisation temperature of the high-k layers also needs to be considered. 
If the processing takes place at temperatures such that the layer begins to
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crystallise, this can have serious consequences for the electrical properties of the 
layers. Grain boundaries can form and act as leakage paths, even before the layer 
undergoes an electrical stress.
Ideally, the gate dielectric should be compatible with poly-Si gates, so as to 
allow control of the gate dopant density, and thus allow control of the threshold 
voltage. However, almost all high-k materials to date require metal gates, to 
avoid reaction between the dielectric and the poly-Si at the gate interface, this 
problem further lowers the capacitance. To date, silicates have shown promise in 
this area.
The most serious roadblock for the high-k materials found in this work is the 
problem of charge trapping. As the goal is to have as high a ‘k’ value as possible, 
the physical thickness that can be used to achieve the same capacitance value 
will go up accordingly. However, the fact that these materials are good insulators 
and that there will always be some current flow, no matter how small, means that 
there is an increased risk of charge trapping in the film. As our results have 
shown, for the thicker high-k layers investigated in this study significant issues 
need to be addressed before they are in a position to replace sub-2nm SiCh based 
dielectric layers.
Thinner conventional dielectric layers have an advantage in that there is no 
“bulk” for the trapped charge to lodge in, and so, this problem may be very 
difficult to resolve.
The challenges facing the semiconductor industry from the scaling of the gate 
dielectric are clear, and they need to be solved in line with an acceptable 
timeframe, which makes extensive research more difficult, and therefore full 
confidence in the chosen materials may never be attained. However, it is likely 
that materials will prove at least satisfactory for the duration of conventional 
CMOS technology, which is expected to be phased out due to other limitation in 
less than 15 years.
1 This section has been written using reference to ‘High-k gate dielectrics: 
Current status and materials properties considerations’ by G.D. Wilk, R.M. 
Wallace, and J.M. Anthony, appearing in: Appl. Phys. Rev. 89 (10) (2001) pp. 
5243-5275
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